

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.







Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

# IMAGE EVALUATION TEST TARGET (MT-3)



PHOTOGRAPHIC SCIENCES CORPORATION  
770 BASKET ROAD  
P.O. BOX 338  
WEBSTER, NEW YORK 14580  
(716) 265-1600

# microunity

## Zeus System Architecture

COPYRIGHT 1998 MICROUNITY SYSTEMS ENGINEERING, INC. ALL RIGHTS RESERVED



**MicroUnity**

**Craig Hansen**  
**Chief Architect**

MicroUnity Systems Engineering, Inc.  
475 Potrero Avenue  
Sunnyvale, CA 94086-4118  
Phone: 408.734.8100  
Fax: 408.734.8136  
email: [craig@microunity.com](mailto:craig@microunity.com)  
<http://www.microunity.com>

## Store

These operations add the contents of two registers to produce a virtual address, and store the contents of a register into memory.

### Operation codes

S.8 <sup>22</sup>	Store byte
S.16.B	Store double big-endian
S.16.AB	Store double aligned big-endian
S.16.L	Store double little-endian
S.16.AL	Store double aligned little-endian
S.32.B	Store quadlet big-endian
S.32.AB	Store quadlet aligned big-endian
S.32.L	Store quadlet little-endian
S.32.AL	Store quadlet aligned little-endian
S.64.B	Store octlet big-endian
S.64.AB	Store octlet aligned big-endian
S.64.L	Store octlet little-endian
S.64.AL	Store octlet aligned little-endian
S.128.B	Store hexlet big-endian
S.128.AB	Store hexlet aligned big-endian
S.128.L	Store hexlet little-endian
S.128.AL	Store hexlet aligned little-endian
S.MUX.64.AB	Store multiplex octlet aligned big-endian
S.MUX.64.AL	Store multiplex octlet aligned little-endian


### Selection

number format	op	size	alignment	ordering
byte		8		
integer		16 32 64 128		L B
integer aligned		16 32 64 128	A	L B
multiplex	MUX	64	A	L B

### Format

op rd,rc,rb

op(rd,rc,rb)



<sup>22</sup>S.8 need not specify byte ordering, nor need it specify alignment checking, as it stores a single byte.

Description

An operand size, expressed in bytes, is specified by the instruction. A virtual address is computed from the sum of the contents of register *rc* and the contents of register *rb* multiplied by operand size. The contents of register *rd*, treated as the size specified, is stored in memory using the specified byte order.

If alignment is specified, the computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Definition

```
def Store{op,rd,rc,rt;} as
  case op of
    SB:
      size ← 8
      S16L, S16AL, S16B, S16AB:
        size ← 16
      S32L, S32AL, S32B, S32AB:
        size ← 32
      S64L, S64AL, S64B, S64AB,
      SMUX64AB, SMUX64AL:
        size ← 64
      S128L, S128AL, S128B, S128AB:
        size ← 128
    endcase
    tsize ← log(size)
    case op of
      SB:
        order ← undefined
        S16L, S32L, S64L, S128L,
        S16AL, S32AL, S64AL, S128AL, SMUX64AL:
          order ← L
        S16B, S32B, S64B, S128B,
        S16AB, S32AB, S64AB, S128AB, SMUX64AB:
          order ← B
    endcase
    c ← RegRead(rc, 64)
    b ← RegRead(r0, 64)
    VirtAddr ← c + (b64-tsize.c || 0size-3)
    case op of
      S16AL, S32AL, S64AL, S128AL,
      S16AB, S32AB, S64AB, S128AB,
      SMUX64AB, SMUX64AL:
        if (tsize-4).0 ≠ 0 then
          raise AccessDisallowedByVirtualAddress
        endif
      S16L, S32L, S64L, S128L,
      S16B, S32B, S64B, S128B:
        SB:
    endcase
    d ← RegRead(rd, 128)
    case op of
```

```

S8,
S16L, S16AL, S16B, S16AB,
S32L, S32AL, S32B, S32AB,
S64L, S64AL, S64B, S64AB,
S128L, S128AL, S128B, S128AB:
    StoreMemory(c, VirtAddr, size, order, dsize-1..0)
    SMR.D64AB, SMR.D64AL:
        lock
            a ← LoadMemoryW(c, VirtAddr, size, order)
            m ← (d127..64 & d63..0) | (a & ~d63..0)
            StoreMemory(c, VirtAddr, size, order, m)
        endlock
    endcase
enddef

```

Exceptions

Access disallowed by virtual address  
 Access disallowed by tag  
 Access disallowed by global TB  
 Access disallowed by local TB  
 Access detail required by tag  
 Access detail required by local TB  
 Access detail required by global TB  
 Local TB miss  
 Global TB miss

## Store Double Compare Swap

These operations compare two 64-bit values in a register against two 64-bit values read from two 64-bit memory locations, as specified by two 64-bit addresses in a register, and if equal, store two new 64-bit values from a register into the memory locations. The values read from memory are concatenated and placed in a register.


### Operation codes

S.D.C.S.64.AB	Store double compare swap octlet aligned big-endian
S.D.C.S.64.AL	Store double compare swap octlet aligned little-endian

### Format

op rd@rc,rb

rd=op(rd,rc,rb)



### Description

Two virtual addresses are extracted from the low order bits of the contents of registers rc and rb. Two 64-bit comparison values are extracted from the high order bits of the contents of registers rc and rb. Two 64-bit replacement values are extracted from the contents of register rd. The contents of memory using the specified byte order are read from the specified addresses, treated as 64-bit values, compared against the specified comparison values, and if both read values are equal to the comparison values, the two replacement values are written to memory using the specified byte order. If either are unequal, no values are written to memory. The loaded values are concatenated and placed in the register specified by rd.

The virtual addresses must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

### Definition

```
def StoreDoubleCompareSwap(op,rd,rc,rb) as
  size ← 64
  lsize ← log(size)
  case op of
    SDCS64AL:
      order ← 1
    SDCS64AB:
```

```

        order ← B
    endcase
    c ← RegRead(r, 128)
    b ← RegRead(r, 128)
    d ← RegRead(r, 128)
    if (k2..0 ≠ 0) or (b2..0 ≠ 0) then
        raise AccessDisallowedByVirtualAddress
    endif
    lock
    a ← LoadMemoryW(k63..0, c63..0, 64, order) || LoadMemoryW(b63..0, b63..0, 64, order)
    if ((c127..64 || b127..64) = a) then
        StoreMemory(k63..0, c63..0, 64, order, d127..64)
        StoreMemory(b63..0, b63..0, 64, order, d63..0)
    endif
    endlock
    RegWrite(r, 128, a)
enddef

```

**Exceptions**

Access disallowed by virtual address  
 Access disallowed by tag  
 Access disallowed by global TB  
 Access disallowed by local TB  
 Access detail required by tag  
 Access detail required by local TB  
 Access detail required by global TB  
 Local TB miss  
 Global TB miss



## Store Immediate

These operations add the contents of a register to a sign-extended immediate value to produce a virtual address, and store the contents of a register into memory.

### Operation codes

S.I.8 <sup>23</sup>	Store immediate byte
S.I.16.A.B	Store immediate double aligned big-endian
S.I.16.B	Store immediate double big-endian
S.I.16.A.L	Store immediate double aligned little-endian
S.I.16.L	Store immediate double little-endian
S.I.32.A.B	Store immediate quadlet aligned big-endian
S.I.32.B	Store immediate quadlet big-endian
S.I.32.A.L	Store immediate quadlet aligned little-endian
S.I.32.L	Store immediate quadlet little-endian
S.I.64.A.B	Store immediate octlet aligned big-endian
S.I.64.B	Store immediate octlet big-endian
S.I.64.A.L	Store immediate octlet aligned little-endian
S.I.64.L	Store immediate octlet little-endian
S.I.128.A.B	Store immediate hexdet aligned big-endian
S.I.128.B	Store immediate hexdet big-endian
S.I.128.A.L	Store immediate hexdet aligned little-endian
S.I.128.L	Store immediate hexdet little-endian
S.MUX.64.A.B	Store multiplex immediate octlet aligned big-endian
S.MUX.64.A.L	Store multiplex immediate octlet aligned little-endian


### Selection

number format	op	size	alignment	ordering
byte		8		
integer		16 32 64 128		L B
integer aligned		16 32 64 128	A	L B
multiplex	MUX	64	A	L B

### Format

S.op.l.size.align.order rd,rc,offset

sopisizealignorder(rd,rc,offset)



<sup>23</sup>S.I.8 need not specify byte ordering, nor need it specify alignment checking, as it stores a single byte.

Description

An operand size, expressed in bytes, is specified by the instruction. A virtual address is computed from the sum of the contents of register *rc* and the sign-extended value of the offset field, multiplied by the operand size. The contents of register *rd*, treated as the size specified, are written to memory using the specified byte order.

The computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

Definition

```

def StoreImmediate(op,rd,rc,offset) as
  case op of
    S1B:
      size ← 8
      S16L, S16AL, S16B, S16AB:
        size ← 16
      S132L, S132AL, S132B, S132AB:
        size ← 32
      S164L, S164AL, S164B, S164AB, SMUX164AB, SMUX164AL:
        size ← 64
      S1128L, S1128AL, S1128B, S1128AB:
        size ← 128
  endcase
  lsize ← log(size)
  case op of
    S1B:
      order ← undefined
      S16L, S132L, S164L, S1128L:
        S16AL, S132AL, S164AL, S1128AL, SMUX164AL:
          order ← L
      S16B, S132B, S164B, S1128B:
        S16AB, S132AB, S164AB, S1128AB, SMUX164AB:
          order ← B
  endcase
  c ← RegRead(rc, 64)
  VirtAddr ← c + (offset << size || offset || 0 <size-3)
  case op of
    S16AL, S132AL, S164AL, S1128AL:
    S16AB, S132AB, S164AB, S1128AB:
    SMUX164AB, SMUX164AL:
      if (Ksize-4 0 ≠ 0) then
        raise AccessDisallowedByVirtualAddress
      endif
    S16L, S132L, S164L, S1128L:
    S16B, S132B, S164B, S1128B:
    S1B:
  endcase
  d ← RegRead(rd, 128)
  case op of
    S1B:
    S116L, S116AL, S116B, S116AB:
    S132L, S132AL, S132B, S132AB:

```

```

SI64L, SI64AL, SI64B, SI64AB,
SI128L, SI128AL, SI128B, SI128AB:
    StoreMemoryfc, VirtAddr, size, order, dsize-1..0]
SMU064AB, SMU064AL:
    lock
    a ← LoadMemoryWfc, VirtAddr, size, order]
    m ← {d127..64 & d63..0} | {a & ~d63..0}
    StoreMemoryfc, VirtAddr, size, order, m]
    endlock
    endcase
enddef

```

Exceptions

Access disallowed by virtual address  
 Access disallowed by tag  
 Access disallowed by global TB  
 Access disallowed by local TB  
 Access detail required by tag  
 Access detail required by local TB  
 Access detail required by global TB  
 Local TB miss  
 Global TB miss

## Store Immediate Inplace

These operations add the contents of a register to a sign-extended immediate value to produce a virtual address, and store the contents of a register into memory.

### Operation codes

S.AS.I.64.AB	Store add swap immediate octlet aligned big-endian
S.AS.I.64.AL	Store add swap immediate octlet aligned little-endian
S.CS.I.64.AB	Store compare swap immediate octlet aligned big-endian
S.CS.I.64.AL	Store compare swap immediate octlet aligned little-endian
S.MS.I.64.AB	Store multiplex swap immediate octlet aligned big-endian
S.MS.I.64.AL	Store multiplex swap immediate octlet aligned little-endian


### Selection

number format	op	size	alignment	ordering
add-swap	AS	64	A	L B
compare-swap	CS	64	A	L B
multiplex-swap	MS	64	A	L B

### Format

S.op.I.64.align.order rd@rc,offset

rd=sopI64alignorder{rd,rc,offset}



### Description

A virtual address is computed from the sum of the contents of register rc and the sign-extended value of the offset field. The contents of memory using the specified byte order are read and treated as a 64-bit value. A specified operation is performed between the memory contents and the original contents of register rd, and the result is written to memory using the specified byte order. The original memory contents are placed into register rd.

The computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

### Definition

```
def StoreImmediateInplace(op,rd,rc,offset) as
  size ← 64
  size ← log2size
  case op of
```

```

SAS164AL, SCS164AL, SMS164AL:
    order ← L
SAS164AB, SCS164AB, SMS164AB:
    order ← B
endcase
c ← RegRead(r, 64)
VirtAddr ← c + {offset} * size || offset || 0(size-3)
if {Ksize-4} = 0 then
    raise AccessDisallowedByVirtualAddress
endif
d ← RegRead(r, 128)
case op of
    SAS164AB, SAS164AL:
        lock
        a ← LoadMemoryW(k, VirtAddr, size, order)
        StoreMemory(k, VirtAddr, size, order, d[63:0:a])
        unlock
    SCS164AB, SCS164AL:
        lock
        a ← LoadMemoryW(k, VirtAddr, size, order)
        if {a = d[63:n]} then
            StoreMemory(k, VirtAddr, size, order, d[127:64])
        endif
        unlock
    SMS164AB, SMS164AL:
        lock
        a ← LoadMemoryW(k, VirtAddr, size, order)
        m ← {d[127:64] & d[63:n] | {a & ~d[63:n]}
        StoreMemory(k, VirtAddr, size, order, m)
        unlock
endcase
RegWrite(r, 64, a)
enddef

```

**Exceptions**

Access disallowed by virtual address  
 Access disallowed by tag  
 Access disallowed by global TH  
 Access disallowed by local TH  
 Access detail required by tag  
 Access detail required by local TH  
 Access detail required by global TH  
 Local TH miss  
 Global TH miss

## Store Inplace

These operations add the contents of two registers to produce a virtual address, and store the contents of a register into memory.

### Operation codes

SAS.64.AB	Store add swap octlet aligned big-endian
SAS.64.AL	Store add swap octlet aligned little-endian
S.CS.64.AB	Store compare swap octlet aligned big-endian
S.CS.64.AL	Store compare swap octlet aligned little-endian
S.MS.64.AB	Store multiplex swap octlet aligned big-endian
S.MS.64.AL	Store multiplex swap octlet aligned little-endian


### Selection

number format	op	size	alignment	ordering
add-swap	AS	64	A	L B
compare-swap	CS	64	A	L B
multiplex-swap	MS	64	A	L B

### Format

op rd@rc,rb

rd←op(rd,rc,rb)



### Description

A virtual address is computed from the sum of the contents of register rc and the contents of register rb multiplied by operand size. The contents of memory using the specified byte order are read and treated as 64 bits. A specified operation is performed between the memory contents and the original contents of register rd, and the result is written to memory using the specified byte order. The original memory contents are placed into register rd.

The computed virtual address must be aligned, that is, it must be an exact multiple of the size expressed in bytes. If the address is not aligned an "access disallowed by virtual address" exception occurs.

### Definition

```
def StoreInplace(op,rd,rc,rb) as
  size ← 64
  byte ← log2(size)
  case op of
```

```

SAS64AL, SCS64AL, SMS64AL:
    order ← L
SAS64AB, SCS64AB, SMS64AB:
    order ← B
endcase
c ← RegRead(r, 64)
b ← RegRead(r, 64)
VirtAddr ← c + (P66-true, 0 || 0/size-3)
if Ksize-1 0 = 0 then
    raise AccessDisallowedByVirtualAddress
endif
d ← RegRead(r, 128)
case op of
    SAS64AB, SAS64AL:
        lock
        a ← LoadMemoryWk(VirtAddr, size, order)
        StoreMemoryk(VirtAddr, size, order, d63, 0-2)
        endlock
    SCS64AB, SCS64AL:
        lock
        a ← LoadMemoryWk(VirtAddr, size, order)
        if (a & d63) < 0 then
            StoreMemoryk(VirtAddr, size, order, d127, 64)
        endif
        endlock
    SMS64AB, SMS64AL:
        lock
        a ← LoadMemoryWk(VirtAddr, size, order)
        m ← (d127, 64 & d63) < 1 (a & -d63) < 0
        StoreMemoryk(VirtAddr, size, order, m)
        endlock
endcase
RegWrite(r, 64, a)
enddel

```

**Exceptions**

Access disallowed by virtual address  
 Access disallowed by tag  
 Access disallowed by global TM  
 Access disallowed by local TM  
 Access detail required by tag  
 Access detail required by local TM  
 Access detail required by global TM  
 Local TM miss  
 Global TM miss

## Group Add

These operations take operands from two registers, perform operations on partitions of bits in the operands, and place the concatenated results in a third register.

### Operation codes

GADD.8	Group add bytes
GADD.16	Group add doublets
GADD.32	Group add quadtets
GADD.64	Group add octets
GADD.128	Group add hexdet
GADD.L.8	Group add limit signed bytes
GADD.L.16	Group add limit signed doublets
GADD.L.32	Group add limit signed quadtets
GADD.L.64	Group add limit signed octets
GADD.L.128	Group add limit signed hexdet
GADD.LU.8	Group add limit unsigned bytes
GADD.LU.16	Group add limit unsigned doublets
GADD.LU.32	Group add limit unsigned quadtets
GADD.LU.64	Group add limit unsigned octets
GADD.LU.128	Group add limit unsigned hexdet
GADD.8.O	Group add signed bytes check overflow
GADD.16.O	Group add signed doublets check overflow
GADD.32.O	Group add signed quadtets check overflow
GADD.64.O	Group add signed octets check overflow
GADD.128.O	Group add signed hexdet check overflow
GADD.U.8.O	Group add unsigned bytes check overflow
GADD.U.16.O	Group add unsigned doublets check overflow
GADD.U.32.O	Group add unsigned quadtets check overflow
GADD.U.64.O	Group add unsigned octets check overflow
GADD.U.128.O	Group add unsigned hexdet check overflow

### Redundancies


GADD.size rd=rc,rc	⇒ G.SHL.l.size rd=rc,l
GADD.size.O rd=rc,rc	⇒ G.SHL.l.size.O rd=rc,l
GADD.U.size.O rd=rc,rc	⇒ G.SHL.l.U.size.O rd=rc,l



Format

G.op.size,3=rc,rb

rd=gopsizerc,rb

Description

The contents of registers rc and rb are partitioned into groups of operands of the size specified and added, and if specified, checked for overflow or limited, yielding a group of results, each of which is the size specified. The group of results is concatenated and placed in register rd.

Definition

def Groupop.size,rd,rc,rb

c ← RegReadrc, 128

b ← RegReadrb, 128

case op of

GADD:

for i ← 0 to 128-size by size

csize-1 ← csize-1 + Dsize-1

endfor

GADDL:

for i ← 0 to 128-size by size

t ← Ksize-1 || csize-1 d + Dsize-1 || Dsize-1 d

dsize-1 ← Rsize = size-1 ? Rsize ||  $\frac{Rsize}{size}$  || size-1 0

endfor

GADDLU:

for i ← 0 to 128-size by size

t ← 10<sup>1</sup> || csize-1 d + 10<sup>1</sup> || Dsize-1 d

dsize-1 ← Rsize = 0 ? 11111111 size-1 0

endfor

GADDO:

for i ← 0 to 128-size by size

t ← Ksize-1 || csize-1 d + Dsize-1 || Dsize-1 d

if size = size-1 then

raise FixedPointArithmetic

endif

dsize-1 ← size-1 0

endfor

GADDUO:

for i ← 0 to 128-size by size

t ← 10<sup>1</sup> || csize-1 d + 10<sup>1</sup> || Dsize-1 d

if size = 0 then

raise FixedPointArithmetic

endif

dsize-1 ← size-1 0

```
        endfor  
    endcase  
    RegWrite(rd, 128, a)  
enddef
```

### Exceptions

Fixed point arithmetic

## Group Add Halve

These operations take operands from two registers, perform operations on partitions of bits in the operands, and place the concatenated results in a third register.

### Operation codes

GADD.H.8.C	Group add halve signed bytes ceiling
GADD.H.8.F	Group add halve signed bytes floor
GADD.H.8.N	Group add halve signed bytes nearest
GADD.H.8.Z	Group add halve signed bytes zero
GADD.H.16.C	Group add halve signed doublets ceiling
GADD.H.16.F	Group add halve signed doublets floor
GADD.H.16.N	Group add halve signed doublets nearest
GADD.H.16.Z	Group add halve signed doublets zero
GADD.H.32.C	Group add halve signed quadlets ceiling
GADD.H.32.F	Group add halve signed quadlets floor
GADD.H.32.N	Group add halve signed quadlets nearest
GADD.H.32.Z	Group add halve signed quadlets zero
GADD.H.64.C	Group add halve signed octlets ceiling
GADD.H.64.F	Group add halve signed octlets floor
GADD.H.64.N	Group add halve signed octlets nearest
GADD.H.64.Z	Group add halve signed octlets zero
GADD.H.128.C	Group add halve signed hexlet ceiling
GADD.H.128.F	Group add halve signed hexlet floor
GADD.H.128.N	Group add halve signed hexlet nearest
GADD.H.128.Z	Group add halve signed hexlet zero
GADD.H.U.8.C	Group add halve unsigned bytes ceiling
GADD.H.U.8.F	Group add halve unsigned bytes floor
GADD.H.U.8.N	Group add halve unsigned bytes nearest
GADD.H.U.16.C	Group add halve unsigned doublets ceiling
GADD.H.U.16.F	Group add halve unsigned doublets floor
GADD.H.U.16.N	Group add halve unsigned doublets nearest
GADD.H.U.32.C	Group add halve unsigned quadlets ceiling
GADD.H.U.32.F	Group add halve unsigned quadlets floor
GADD.H.U.32.N	Group add halve unsigned quadlets nearest
GADD.H.U.64.C	Group add halve unsigned octlets ceiling
GADD.H.U.64.F	Group add halve unsigned octlets floor
GADD.H.U.64.N	Group add halve unsigned octlets nearest
GADD.H.U.128.C	Group add halve unsigned hexlet ceiling
GADD.H.U.128.F	Group add halve unsigned hexlet floor
GADD.H.U.128.N	Group add halve unsigned hexlet nearest


Redundancies

GADD.H.size.rnd rd=rc,rc	⇔	G.COPY rd=rc
GADD.H.U.size.rnd rd=rc,rc	⇔	G.COPY rd=rc

Format

G.op.size.rnd rd=rc,rb

rd=gopsize.rnd(rc,rb)

Description

The contents of registers rc and rb are partitioned into groups of operands of the size specified, added, halved, and rounded as specified, yielding a group of results, each of which is the size specified. The results never overflow, so limiting is not required by this operation. The group of results is concatenated and placed in register rd.

Z (zero) rounding is not defined for unsigned operations, and a ReservedInstruction exception is raised if attempted. F (floor) rounding will properly round unsigned results downward.

Definition

```

def GroupAddHalf(op,rnd,size,rd,rc,rb)
  c ← RegRead(rc, 128)
  b ← RegRead(rb, 128)
  case op of
    GADDHC, GADDHF, GADDHN, GADDHZ:
      as ← cs ← bs ← 1
    GADDHUC, GADDHUF, GADDHUN, GADDHUZ:
      as ← cs ← bs ← 0
      if rnd = Z then
        raise ReservedInstruction
      endif
  endcase
  h ← size+1
  r ← 1
  for i ← 0 to 128-size by size
    p ← ((cs and csize-1) || csize-1+1..i) + ((bs and bsize-1) || bsize-1+1..i)
    case rnd of
      none, N:
        s ← 0size || -p1
      Z:
        s ← 0size || psize
      F:
        s ← 0size+1
      C:

```

```
        s ← 0size || 11
    endcase
    v ← ((as & psize) || p) • (0 || s)
    asize-1+1 ← vsize-1
endfor
RegWrite(rd, 128, a)
enddef
```

**Exceptions**

Reserved Instruction

## Group Boolean

These operations take operands from three registers, perform boolean operations on corresponding bits in the operands, and place the concatenated results in the third register.

### Operation codes

G.BOOLEAN	Group boolean
-----------	---------------

### Equivalencies

G.AAA	Group three-way and
G.AAA.I	Group add add add bits
G.AAS.I	Group add add subtract bits
G.ADD.I	Group add bits
G.AND	Group and
G.ANDN	Group and not
G.COPY	Group copy
G.NAA	Group three-way nand
G.NAND	Group nand
G.NOOO	Group three-way nor
G.NOR	Group nor
G.NOT	Group not
G.NOOX	Group three-way exclusive-nor
G.OOO	Group three-way or
G.OR	Group or
G.ORN	Group or not
G.SAA.I	Group subtract add add bits
G.SAS.I	Group subtract add subtract bits
G.SET	Group set
G.SET.AND.E.I	Group set and equal zero bits
G.SET.AND.NE.I	Group set and not equal zero bits
G.SET.E.I	Group set equal bits
G.SET.G.I	Group set greater signed bits
G.SET.G.U.I	Group set greater unsigned bits
G.SET.G.Z.I	Group set greater zero signed bits
G.SET.GE.I	Group set greater equal signed bits
G.SET.GE.Z.I	Group set greater equal zero signed bits
G.SET.L.I	Group set less signed bits
G.SET.L.Z.I	Group set less zero signed bits
G.SET.LE.I	Group set less equal signed bits
G.SET.LE.U.I	Group set less equal unsigned bits
G.SET.LE.Z.I	Group set less equal zero signed bits
G.SET.NE.I	Group set not equal bits
G.SET.GE.U.I	Group set greater equal unsigned bits
G.SET.L.U.I	Group set less unsigned bits

G.SSA.1	Group subtract subtract add bits
G.SSS.1	Group subtract subtract subtract bits
G.SUB.1	Group subtract bits
G.XNOR	Group exclusive-nor
G.XOR	Group exclusive-or
G.XXX	Group three-way exclusive-or
G.ZERO	Group zero

G.AAA rd@rc,rb	← G.BOOLEAN rd@rc,rb,0b10000000
G.AAA.1 rd@rc,rb	→ G.XXX rd@rc,rb
G.AAS.1 rd@rc,rb	→ G.XXX rd@rc,rb
G.ADD.1 rd=rc,rb	→ G.XOR rd=rc,rb
G.AND rd=rc,rb	← G.BOOLEAN rd@rc,rb,0b10001000
G.ANDN rd=rc,rb	← G.BOOLEAN rd@rc,rb,0b01000100
G.BOOLEAN rd@rb,rc,i	→ G.BOOLEAN rd@rc,rb,i7i5i6i4i3i1i2i0
G.COPY rd=rc	← G.BOOLEAN rd@rc,rc,0b10001000
G.NAAA rd@rc,rb	← G.BOOLEAN rd@rc,rb,0b01111111
G.NAND rd=rc,rb	← G.BOOLEAN rd@rc,rb,0b01110111
G.NOOO rd@rc,rb	← G.BOOLEAN rd@rc,rb,0b00000001
G.NOR rd=rc,rb	← G.BOOLEAN rd@rc,rb,0b00010001
G.NOT rd=rc	← G.BOOLEAN rd@rc,rc,0b00010001
G.NXXX rd@rc,rb	← G.BOOLEAN rd@rc,rb,0b01101001
G.OOO rd@rc,rb	← G.BOOLEAN rd@rc,rb,0b11111110
G.OR rd=rc,rb	← G.BOOLEAN rd@rc,rb,0b11101110
G.ORN rd=rc,rb	← G.BOOLEAN rd@rc,rb,0b11011101
G.SAA.1 rd@rc,rb	→ G.XXX rd@rc,rb
G.SAS.1 rd@rc,rb	→ G.XXX rd@rc,rb
G.SET rd	← G.BOOLEAN rd@rd,rd,0b10000001
G.SET.AND.E.1 rd=rb,rc	→ G.NAND rd=rc,rb
G.SET.AND.NE.1 rd=rb,rc	→ G.AND rd=rc,rb
G.SET.E.1 rd=rb,rc	→ G.XNOR rd=rc,rb
G.SET.G.1 rd=rb,rc	→ G.ANDN rd=rc,rb
G.SET.G.U.1 rd=rb,rc	→ G.ANDN rd=rb,rc
G.SET.G.Z.1 rd=rc	→ G.ZERO rd
G.SET.GE.1 rd=rb,rc	→ G.ORN rd=rc,rb
G.SET.Gt.Z.1 rd=rc	→ G.NOT rd=rc
G.SET.L.1 rd=rb,rc	→ G.ANDN rd=rb,rc
G.SET.L.Z.1 rd=rc	→ G.COPY rd=rc
G.SET.LE.1 rd=rb,rc	→ G.ORN rd=rb,rc
G.SET.LE.U.1 rd=rb,rc	→ G.ORN rd=rc,rb
G.SET.LE.Z.1 rd=rc	→ G.SET rd
G.SET.NE.1 rd=rb,rc	→ G.XOR rd=rc,rb

G.SET.GE.U.1 rd=rb,rc	→	G.ORN rd=rb,rc
G.SET.L.U.1 rd=rb,rc	→	G.ANDN rd=rc,rb
G.SSA.1 rd@rc,rb	→	G.XXX rd@rc,rb
G.SSS.1 rd@rc,rb	→	G.XXX rd@rc,rb
G.SUB.1 rd=rc,rb	→	G.XOR rd=rc,rb
G.XNOR rd=rc,rb	←	G.BOOLEAN rd@rc,rb,0b10011001
G.XOR rd=rc,rb	←	G.BOOLEAN rd@rc,rb,0b01100110
G.XXX rd@rc,rb	←	G.BOOLEAN rd@rc,rb,0b10010110
G.ZERO rd	←	G.BOOLEAN rd@rd,rd,0b00000000


Selection

operation	function (binary)	function (decimal)
d	11110000	240
c	11001100	204
b	10101010	176
d&c&b	10000000	128
(d&c) b	11101010	234
d c b	11111110	254
d?c:b	11001010	202
d^c^b	10010110	150
-d^c^b	01101001	105
0	00000000	0

Format

G.BOOLEAN rd@rc,rb,f

rd=gbooleani(rd,rc,rb,f)





```

if f6=f5 then
  if f2=f1 then
    if f2 then
      rc ← max(trc, trb)
      rb ← min(trc, trb)
    else
      rc ← min(trc, trb)
      rb ← max(trc, trb)
    endif
    ih ← 0
    il ← 0 || f6 || f7 || f4 || f3 || f0
  else
    if f2 then
      rc ← trb
      rb ← trc
    else
      rc ← trc
      rb ← trb
    endif
    ih ← 0
    il ← 1 || f6 || f7 || f4 || f3 || f0
  endif
else
  ih ← 1
  if f6 then
    rc ← trb
    rb ← trc
    il ← f1 || f2 || f7 || f4 || f3 || f0
  else
    rc ← trc
    rb ← trb
    il ← f2 || f1 || f7 || f4 || f3 || f0
  endif
endif

```

Description

Three values are taken from the contents of registers rd, rc and rb. The ih and il fields specify a function of three bits, producing a single bit result. The specified function is evaluated for each bit position, and the results are catenated and placed in register rd.

Register rd is both a source and destination of this instruction.

The function is specified by eight bits, which give the result for each possible value of the three source bits in each bit position:

d	1 1 1 1 0 0 0 0
c	1 1 0 0 1 1 0 0
b	1 0 1 0 1 0 1 0
$f(d,c,b)$	$f_7 f_6 f_5 f_4 f_3 f_2 f_1 f_0$

A function can be modified by rearranging the bits of the immediate value. The table below shows how rearrangement of immediate value  $f_{7..0}$  can reorder the operands d,c,b for the same function.

operation	immediate
$f(d,c,b)$	$f_7 f_6 f_5 f_4 f_3 f_2 f_1 f_0$
$f(c,d,b)$	$f_7 f_6 f_3 f_2 f_5 f_4 f_1 f_0$
$f(d,b,c)$	$f_7 f_5 f_6 f_4 f_3 f_1 f_2 f_0$
$f(b,c,d)$	$f_7 f_3 f_5 f_1 f_6 f_2 f_4 f_0$
$f(c,b,d)$	$f_7 f_5 f_3 f_1 f_6 f_4 f_2 f_0$
$f(b,d,c)$	$f_7 f_3 f_6 f_2 f_5 f_1 f_4 f_0$

By using such a rearrangement, an operation of the form:  $b=f(d,c,b)$  can be recoded into a legal form:  $b=f(b,d,c)$ . For example, the function:  $b=f(d,c,b)=d\&c.v$  cannot be coded, but the equivalent function:  $d=c\&b.d$  can be determined by rearranging the code for  $d=f(d,c,b)=d\&c.b$ , which is 11001010, according to the rule for  $f(d,c,b)\Rightarrow f(c,b,d)$ , to the code 11011000.

### Encoding

Some special characteristics of this rearrangement is the basis of the manner in which the eight function specification bits are compressed to seven immediate bits in this instruction. As seen in the table above, in the general case, a rearrangement of operands from  $f(d,c,b)$  to  $f(d,b,c)$  (interchanging rc and rb) requires interchanging the values of  $f_6$  and  $f_5$  and the values of  $f_2$  and  $f_1$ .

Among the 256 possible functions which this instruction can perform, one quarter of them (64 functions) are unchanged by this rearrangement. These functions have the property that  $f_6=f_5$  and  $f_2=f_1$ . The values of rc and rb<sup>24</sup> can be freely interchanged, and so are sorted into rising or falling order to indicate the value of  $f_2$ .<sup>25</sup> These functions are encoded by the values of  $f_7$ ,  $f_6$ ,  $f_4$ ,  $f_3$ , and  $f_0$  in the immediate field and  $f_2$  by whether  $rc>rb$ , thus using 32 immediate values for 64 functions.

Another quarter of the functions have  $f_6=1$  and  $f_5=0$ . These functions are recoded by interchanging rc and rb,  $f_6$  and  $f_5$ ,  $f_2$  and  $f_1$ . They then share the same encoding as the

<sup>24</sup> Note that rc and rb are the register specifiers, not the register contents.

<sup>25</sup> A special case arises when  $rc=rb$ , so the sorting of rc and rb cannot convey information. However, as only the values  $f_7$ ,  $f_4$ ,  $f_3$ , and  $f_0$  can ever result in this case,  $f_6$ ,  $f_5$ ,  $f_2$ , and  $f_1$  need not be coded for this case, so no special handling is required.

quarter of the functions where  $f_6=0$  and  $f_5=1$ , and are encoded by the values of  $f_7, f_4, f_3, f_2, f_1$ , and  $f_0$  in the immediate field, thus using 64 immediate values for 128 functions.

The remaining quarter of the functions have  $f_6=f_5$  and  $f_2 \neq f_1$ . The half of these in which  $f_2=1$  and  $f_1=0$  are recoded by interchanging  $rc$  and  $rb$ ,  $f_6$  and  $f_5$ ,  $f_2$  and  $f_1$ . They then share the same encoding as the eighth of the functions where  $f_2=0$  and  $f_1=1$ , and are encoded by the values of  $f_7, f_6, f_4, f_3$ , and  $f_0$  in the immediate field, thus using 32 immediate values for 64 functions.

The function encoding is summarized by the table:

$f_7$	$f_6$	$f_5$	$f_4$	$f_3$	$f_2$	$f_1$	$f_0$	$tr$	$rb$	$ih$	$il_5$	$il_4$	$il_3$	$il_2$	$il_1$	$il_0$	$rc$	$rb$
	$f_6$				$f_2$		$f_2$			0	0	$f_6$	$f_7$	$f_4$	$f_3$	$f_0$	$trc$	$trb$
	$f_6$				$f_2$		$-f_2$			0	0	$f_6$	$f_7$	$f_4$	$f_3$	$f_0$	$trb$	$trc$
	$f_6$				0	1				0	1	$f_6$	$f_7$	$f_4$	$f_3$	$f_0$	$trc$	$trb$
	$f_6$				1	0				0	1	$f_6$	$f_7$	$f_4$	$f_3$	$f_0$	$trb$	$trc$
0	1									1	$f_2$	$f_1$	$f_7$	$f_4$	$f_3$	$f_0$	$trc$	$trb$
1	0									1	$f_1$	$f_2$	$f_7$	$f_4$	$f_3$	$f_0$	$trb$	$trc$

The function decoding is summarized by the table:

$ih$	$il_5$	$il_4$	$il_3$	$il_2$	$il_1$	$il_0$	$rc$	$rb$	$f_7$	$f_6$	$f_5$	$f_4$	$f_3$	$f_2$	$f_1$	$f_0$
0	0							0	$il_3$	$il_4$	$il_4$	$il_2$	$il_1$	0	0	$il_0$
0	0							1	$il_3$	$il_4$	$il_4$	$il_2$	$il_1$	1	1	$il_0$
0	1								$il_3$	$il_4$	$il_4$	$il_2$	$il_1$	0	1	$il_0$
1									$il_3$	0	1	$il_2$	$il_1$	$il_5$	$il_4$	$il_0$

### Definition

```

def GroupBoolean (ih,rd,rc,rb,il)
  d ← RegRead(rd, 128)
  c ← RegRead(rc, 128)
  b ← RegRead(rb, 128)
  if ih=0 then
    if il5=0 then
      i ← il3 || il4 || il4 || il2 || il1 || (rc>rb)?2 || il0
    else
      i ← il3 || il4 || il4 || il2 || il1 || 0 || 1 || il0
    endif
  else
    i ← il3 || 0 || 1 || 1 || il2 || il1 || il5 || il4 || il0
  endif
  for i ← 0 to 127 by size
    a_i ← f_i(i, c, b)
  endfor
  RegWrite(rd, 128, a)
enddef

```

## Exceptions

Page 147

## Group Compare

These operations perform calculations on partitions of bits in two general register values, and generate a fixed-point arithmetic exception if the condition specified is met.

### Operation codes

G.COM.ANDE.8	Group compare and equal zero bytes
G.COM.ANDE.16	Group compare and equal zero doublets
G.COM.ANDE.32	Group compare and equal zero quadlets
G.COM.ANDE.64	Group compare and equal zero octlets
G.COM.ANDE.128	Group compare and equal zero hexlets
G.COM.ANDE.NE.8	Group compare and not equal zero bytes
G.COM.ANDE.NE.16	Group compare and not equal zero doublets
G.COM.ANDE.NE.32	Group compare and not equal zero quadlets
G.COM.ANDE.NE.64	Group compare and not equal zero octlets
G.COM.ANDE.NE.128	Group compare and not equal zero hexlets
G.COM.E.8	Group compare equal bytes
G.COM.E.16	Group compare equal doublets
G.COM.E.32	Group compare equal quadlets
G.COM.E.64	Group compare equal octlets
G.COM.E.128	Group compare equal hexlets
G.COM.GE.8	Group compare greater equal signed bytes
G.COM.GE.16	Group compare greater equal signed doublets
G.COM.GE.32	Group compare greater equal signed quadlets
G.COM.GE.64	Group compare greater equal signed octlets
G.COM.GE.128	Group compare greater equal signed hexlets
G.COM.GE.U.8	Group compare greater equal unsigned bytes
G.COM.GE.U.16	Group compare greater equal unsigned doublets
G.COM.GE.U.32	Group compare greater equal unsigned quadlets
G.COM.GE.U.64	Group compare greater equal unsigned octlets
G.COM.GE.U.128	Group compare greater equal unsigned hexlets
G.COM.L.8	Group compare signed less bytes
G.COM.L.16	Group compare signed less doublets
G.COM.L.32	Group compare signed less quadlets
G.COM.L.64	Group compare signed less octlets
G.COM.L.128	Group compare signed less hexlets
G.COM.LU.8	Group compare less unsigned bytes
G.COM.LU.16	Group compare less unsigned doublets
G.COM.LU.32	Group compare less unsigned quadlets
G.COM.LU.64	Group compare less unsigned octlets
G.COM.LU.128	Group compare less unsigned hexlets
G.COM.NE.8	Group compare not equal bytes
G.COM.NE.16	Group compare not equal doublets
G.COM.NE.32	Group compare not equal quadlets
G.COM.NE.64	Group compare not equal octlets

G.COM.NE 128	Group compare not equal hexdet
--------------	--------------------------------

Equivalencies

G.COM.E.Z.8	Group compare equal zero signed bytes
G.COM.E.Z.16	Group compare equal zero signed doublets
G.COM.E.Z.32	Group compare equal zero signed quadlets
G.COM.E.Z.64	Group compare equal zero signed octlets
G.COM.E.Z.128	Group compare equal zero signed hexlet
G.COM.G.8	Group compare signed greater bytes
G.COM.G.16	Group compare signed greater doublets
G.COM.G.32	Group compare signed greater quadlets
G.COM.G.64	Group compare signed greater octlets
G.COM.G.128	Group compare signed greater hexlet
G.COM.G.U.8	Group compare greater unsigned bytes
G.COM.G.U.16	Group compare greater unsigned doublets
G.COM.G.U.32	Group compare greater unsigned quadlets
G.COM.G.U.64	Group compare greater unsigned octlets
G.COM.G.U.128	Group compare greater unsigned hexlet
G.COM.G.Z.8	Group compare greater zero signed bytes
G.COM.G.Z.16	Group compare greater zero signed doublets
G.COM.G.Z.32	Group compare greater zero signed quadlets
G.COM.G.Z.64	Group compare greater zero signed octlets
G.COM.G.Z.128	Group compare greater zero signed hexlet
G.COM.GE.Z.8	Group compare greater equal zero signed bytes
G.COM.GE.Z.16	Group compare greater equal zero signed doublets
G.COM.GE.Z.32	Group compare greater equal zero signed quadlets
G.COM.GE.Z.64	Group compare greater equal zero signed octlets
G.COM.GE.Z.128	Group compare greater equal zero signed hexlet
G.COM.L.Z.8	Group compare less zero signed bytes
G.COM.L.Z.16	Group compare less zero signed doublets
G.COM.L.Z.32	Group compare less zero signed quadlets
G.COM.L.Z.64	Group compare less zero signed octlets
G.COM.L.Z.128	Group compare less zero signed hexlet
G.COM.LE.8	Group compare less equal signed bytes
G.COM.LE.16	Group compare less equal signed doublets
G.COM.LE.32	Group compare less equal signed quadlets
G.COM.LE.64	Group compare less equal signed octlets
G.COM.LE.128	Group compare less equal signed hexlet
G.COM.LE.U.8	Group compare less equal unsigned bytes
G.COM.LE.U.16	Group compare less equal unsigned doublets
G.COM.LE.U.32	Group compare less equal unsigned quadlets
G.COM.LE.U.64	Group compare less equal unsigned octlets
G.COM.LE.U.128	Group compare less equal unsigned hexlet
G.COM.LE.Z.8	Group compare less equal zero signed bytes
G.COM.LE.Z.16	Group compare less equal zero signed doublets
G.COM.LE.Z.32	Group compare less equal zero signed quadlets
G.COM.LE.Z.64	Group compare less equal zero signed octlets

<b>G.COM.LE.Z.128</b>	Group compare less equal zero signed hexlet
<b>G.COM.NE.Z.8</b>	Group compare not equal zero signed bytes
<b>G.COM.NE.Z.16</b>	Group compare not equal zero signed doublets
<b>G.COM.NE.Z.32</b>	Group compare not equal zero signed quadlets
<b>G.COM.NE.Z.64</b>	Group compare not equal zero signed octlets
<b>G.COM.NE.Z.128</b>	Group compare not equal zero signed hexlet
<b>G.FIX</b>	Group fixed point arithmetic exception
<b>G.NOP</b>	Group no operation

<b>G.COM.E.Z.size rc</b>	← G.COM.AND.E.size rc,rc
<b>G.COM.G.size rd,rc</b>	→ G.COM.L.size rc,rd
<b>G.COM.G.U.size rd,rc</b>	→ G.COM.L.U.size rc,rd
<b>G.COM.G.Z.size rc</b>	← G.COM.L.U.size rc,rc
<b>G.COM.GE.Z.size rc</b>	← G.COM.GE.size rc,rc
<b>G.COM.L.Z.size rc</b>	← G.COM.L.size rc,rc
<b>G.COM.LE.size rd,rc</b>	→ G.COM.GE.size rc,rd
<b>G.COM.LE.U.size rd,rc</b>	→ G.COM.GE.U.size rc,rd
<b>G.COM.LE.Z.size rc</b>	← G.COM.GE.U.size rc,rc
<b>G.COM.NE.Z.size rc</b>	← G.COM.AND.NE.size rc,rc
<b>G.FIX</b>	← G.COM.E.128 r0,r0
<b>G.NOP</b>	← G.COM.NE.128 r0,r0

Redundancies

<b>G.COM.E.size rd,rd</b>	⇒ <b>G.FIX</b>
<b>G.COM.NE.size rd,rd</b>	⇒ <b>G.NOP</b>

Selection


class	operation	cond	type	size
boolean	COM.AND COM	E NE		8 16 32 64 128
arithmetic	COM	L GE G LE	NONE U	8 16 32 64 128
	COM	L GE G LE E NE	Z	8 16 32 64 128

Format

G.COM.op.size rd,rc

G.COM.opz.size rcd

gcomopsize(rd,rc)





Description

Two values are taken from the contents of registers rd and rc. The specified condition is calculated on partitions of the operands. If the specified condition is true for any partition, a fixed-point arithmetic exception is generated. This instruction generates no general purpose register results.

Definition

```

def GroupCompare(op, size, rd, rc)
  d ← RegRead(rd, 128)
  c ← RegRead(rc, 128)
  case op of
    G.COM.E:
      for i ← 0 to 128-size by size
         $a_{i+size-1:i} \leftarrow (d_{i+size-1:i} = c_{i+size-1:i})^{size}$ 
      endfor
    G.COM.NE:
      for i ← 0 to 128-size by size
         $a_{i+size-1:i} \leftarrow (d_{i+size-1:i} \neq c_{i+size-1:i})^{size}$ 
      endfor
    G.COM.AND.E:
      for i ← 0 to 128-size by size
         $a_{i+size-1:i} \leftarrow (d_{i+size-1:i} \text{ and } c_{i+size-1:i} = 0)^{size}$ 
      endfor
    G.COM.AND.NE:
      for i ← 0 to 128-size by size
         $a_{i+size-1:i} \leftarrow (d_{i+size-1:i} \text{ and } c_{i+size-1:i} \neq 0)^{size}$ 
      endfor
    G.COM.L:
      for i ← 0 to 128-size by size
         $a_{i+size-1:i} \leftarrow ((rd = rc) ? (c_{i+size-1:i} < 0) : (d_{i+size-1:i} < c_{i+size-1:i}))^{size}$ 
      endfor
    G.COM.GE:
      for i ← 0 to 128-size by size
         $a_{i+size-1:i} \leftarrow ((rd = rc) ? (c_{i+size-1:i} \geq 0) : (d_{i+size-1:i} \geq c_{i+size-1:i}))^{size}$ 
      endfor
    G.COM.L.U:
      for i ← 0 to 128-size by size
         $a_{i+size-1:i} \leftarrow ((rd = rc) ? (c_{i+size-1:i} > 0) : ((0 \mid d_{i+size-1:i} < (0 \mid c_{i+size-1:i}))^{size})$ 
      endfor
    G.COM.GE.U:
      for i ← 0 to 128-size by size
         $a_{i+size-1:i} \leftarrow ((rd = rc) ? (c_{i+size-1:i} \leq 0) : ((0 \mid d_{i+size-1:i} \geq (0 \mid c_{i+size-1:i}))^{size})$ 
      endfor
  endcase
  if (a ≠ 0) then
    raise FixedPointArithmetic
  endif
enddef

```

**Exceptions**

Fixed-point arithmetic

## Group Compare Floating-point

These operations perform calculations on partitions of bits in two general register values, and generate a floating-point arithmetic exception if the condition specified is met.

### Operation codes

G.COM.E.F.16	Group compare equal floating-point half
G.COM.E.F.16X	Group compare equal floating-point half exact
G.COM.E.F.32	Group compare equal floating-point single
G.COM.E.F.32X	Group compare equal floating-point single exact
G.COM.E.F.64	Group compare equal floating-point double
G.COM.E.F.64X	Group compare equal floating-point double exact
G.COM.E.F.128	Group compare equal floating-point quad
G.COM.E.F.128X	Group compare equal floating-point quad exact
G.COM.G.E.F.16	Group compare greater or equal floating-point half
G.COM.G.E.F.16X	Group compare greater or equal floating-point half exact
G.COM.G.E.F.32	Group compare greater or equal floating-point single
G.COM.G.E.F.32X	Group compare greater or equal floating-point single exact
G.COM.G.E.F.64	Group compare greater or equal floating-point double
G.COM.G.E.F.64X	Group compare greater or equal floating-point double exact
G.COM.G.E.F.128	Group compare greater or equal floating-point quad
G.COM.G.E.F.128X	Group compare greater or equal floating-point quad exact
G.COM.L.F.16	Group compare less floating-point half
G.COM.L.F.16X	Group compare less floating-point half exact
G.COM.L.F.32	Group compare less floating-point single
G.COM.L.F.32X	Group compare less floating-point single exact
G.COM.L.F.64	Group compare less floating-point double
G.COM.L.F.64X	Group compare less floating-point double exact
G.COM.L.F.128	Group compare less floating-point quad
G.COM.L.F.128X	Group compare less floating-point quad exact
G.COM.L.G.F.16	Group compare less or greater floating-point half
G.COM.L.G.F.16X	Group compare less or greater floating-point half exact
G.COM.L.G.F.32	Group compare less or greater floating-point single
G.COM.L.G.F.32X	Group compare less or greater floating-point single exact
G.COM.L.G.F.64	Group compare less or greater floating-point double
G.COM.L.G.F.64X	Group compare less or greater floating-point double exact
G.COM.L.G.F.128	Group compare less or greater floating-point quad
G.COM.L.G.F.128X	Group compare less or greater floating-point quad exact

Equivalencies

G.COM.G.F.16	Group compare greater floating-point half
G.COM.G.F.16X	Group compare greater floating-point half exact
G.COM.G.F.32	Group compare greater floating-point single
G.COM.G.F.32X	Group compare greater floating-point single exact
G.COM.G.F.64	Group compare greater floating-point double
G.COM.G.F.64X	Group compare greater floating-point double exact
G.COM.G.F.128	Group compare greater floating-point quad
G.COM.G.F.128X	Group compare greater floating-point quad exact
G.COM.LE.F.16	Group compare less equal floating-point half
G.COM.LE.F.16X	Group compare less equal floating-point half exact
G.COM.LE.F.32	Group compare less equal floating-point single
G.COM.LE.F.32X	Group compare less equal floating-point single exact
G.COM.LE.F.64	Group compare less equal floating-point double
G.COM.LE.F.64X	Group compare less equal floating-point double exact
G.COM.LE.F.128	Group compare less equal floating-point quad
G.COM.LE.F.128X	Group compare less equal floating-point quad exact

G.COM.G.F.prec rd,rc	→	G.COM.L.F.prec rc,rd
G.COM.G.F.precX rd,rc	→	G.COM.L.F.precX rc,rd
G.COM.LE.F.prec rd,rc	→	G.COM.GE.F.prec rc,rd
G.COM.LE.F.precX rd,rc	→	G.COM.GE.F.precX rc,rd


Selection

class	op	cond	type	prec	round/trap
set	COM	E LG L GE G LE	F	16 32 64 128	NONE X

Format

G.COM.op.prec.round rd,rc

rc=gcomopprecround(rd,rc)

Description

The contents of registers rd and rc are compared using the specified floating-point condition. If the result of the comparison is true for any corresponding pair of elements, a floating point exception is raised. If a rounding option is specified, the operation raises a floating point exception if a floating point invalid operation occurs. If a rounding option is not specified, floating point exceptions are not raised, and are handled according to the default rules of IEEE 754.

Definition

```

def GroupCompareFloatingPoint(op,prec,round,rd,rc) as
  d ← RegRead(rd, 128)
  c ← RegRead(rc, 128)
  for i ← 0 to 128-prec by prec
    di ← F(prec,d←prec-1..i)
    ci ← F(prec,c←prec-1..i)
    if round≠NONE then
      if (di.t = SNAN) or (ci.t = SNAN) then
        raise FloatingPointArithmetic
      endif
      case op of
        G.COM.L.F, G.COM.GE.F:
          if (di.t = ONAN) or (ci.t = ONAN) then
            raise FloatingPointArithmetic
          endif
          others: //nothing
        endcase
      endif
      case op of
        G.COM.L.F:
          a ← di > ci
        G.COM.GE.F:
          a ← di >= ci
        G.COM.E.F:
          a ← di = ci
        G.COM.LE.F:
          a ← di <= ci
      endcase
      a←prec-1 ← a
    endfor
    if (a ≠ 0) then
      raise FloatingPointArithmetic
    endif
  enddef

```

Exceptions

Floating point arithmetic

## Group Copy Immediate

This operation copies an immediate value to a general register.

### Operation codes

G.COPY.I.16	Group copy immediate doublet
G.COPY.I.32	Group signed copy immediate quadlet
G.COPY.I.64	Group signed copy immediate octlet
G.COPY.I.128	Group signed copy immediate hexlet

### Equivalencies

G.COPY.I.8	Group copy immediate byte
G.SET	Group set
G.ZERO	Group zero

G.COPY.I.8 rd= $i_7 \parallel i_{7..0}$	$\leftarrow$ G.COPY.I.16 rd=(0 $\parallel$ $i_{7..0} \parallel i_{7..0}$ )
G.SET rd	$\leftarrow$ G.COPY.I.128 rd=-1
G.ZERO rd	$\leftarrow$ G.COPY.I.128 rd=0


### Redundancies

G.COPY.I.size rd=-1	$\Leftrightarrow$ G.SET rd
G.COPY.I.size rd=0	$\Leftrightarrow$ G.ZERO rd

### Format

G.COPY.I.size rd=i

rd=gcopysize(i)



$s \leftarrow i_{16}$

$imm \leftarrow i_{15:0}$

### Description

A 128-bit immediate value is produced from the operation code, the size field and the 16-bit imm field. The result is placed into register ra.

### Definition

def GroupCopyImmediate(op,size,rd,imm) as

$s \leftarrow op_0$

```
case size of
  16:
    if s then
      ReservedInstruction
    endif
    a ← imm || imm || imm || imm || imm || imm || imm || imm
  32:
    a ← s16 || imm || s16 || imm || s16 || imm || s16 || imm
  64:
    a ← s48 || imm || s48 || imm
  128:
    a ← s112 || imm
endcase
RegWrite(rd, 128, a)
enddef
```

### Exceptions

Reserved Instruction

## Group Immediate

These operations take operands from a register and an immediate value, perform operations on partitions of bits in the operands, and place the concatenated results in a second register.

### Operation codes

GADD.I.16	Group add immediate doublet
GADD.I.16.O	Group add immediate signed doublet check overflow
GADD.I.32	Group add immediate quadlet
GADD.I.32.O	Group add immediate signed quadlet check overflow
GADD.I.64	Group add immediate octlet
GADD.I.64.O	Group add immediate signed octlet check overflow
GADD.I.128	Group add immediate hexlet
GADD.I.128.O	Group add immediate signed hexlet check overflow
GADD.I.U.16.O	Group add immediate unsigned doublet check overflow
GADD.I.U.32.O	Group add immediate unsigned quadlet check overflow
GADD.I.U.64.O	Group add immediate unsigned octlet check overflow
GADD.I.U.128.O	Group add immediate unsigned hexlet check overflow
GAND.I.16	Group and immediate doublet
GAND.I.32	Group and immediate quadlet
GAND.I.64	Group and immediate octlet
GAND.I.128	Group and immediate hexlet
G.NAND.I.16	Group not and immediate doublet
G.NAND.I.32	Group not and immediate quadlet
G.NAND.I.64	Group not and immediate octlet
G.NAND.I.128	Group not and immediate hexlet
G.NOR.I.16	Group not or immediate doublet
G.NOR.I.32	Group not or immediate quadlet
G.NOR.I.64	Group not or immediate octlet
G.NOR.I.128	Group not or immediate hexlet
G.OR.I.16	Group or immediate doublet
G.OR.I.32	Group or immediate quadlet
G.OR.I.64	Group or immediate octlet
G.OR.I.128	Group or immediate hexlet
G.XOR.I.16	Group exclusive-or immediate doublet
G.XOR.I.32	Group exclusive-or immediate quadlet
G.XOR.I.64	Group exclusive-or immediate octlet
G.XOR.I.128	Group exclusive-or immediate hexlet



Equivalences

GANDN.I.16	Group and not immediate doublet
GANDN.I.32	Group and not immediate quadlet
GANDN.I.64	Group and not immediate octlet
GANDN.I.128	Group and not immediate hexlet
G.COPY	Group copy
G.NOT	Group not
G.ORN.I.16	Group or not immediate doublet
G.ORN.I.32	Group or not immediate quadlet
G.ORN.I.64	Group or not immediate octlet
G.ORN.I.128	Group or not immediate hexlet
G.XNOR.I.16	Group exclusive-nor immediate doublet
G.XNOR.I.32	Group exclusive-nor immediate quadlet
G.XNOR.I.64	Group exclusive-nor immediate octlet
G.XNOR.I.128	Group exclusive-nor immediate hexlet

GANDN.I.size rd=rc	$\neg$	→	GAND.I.size rd=rc,-imm
G.COPY rd=rc		←	G.ORN.I.128 rd=rc,0
G.NOT rd=rc		←	G.ORN.I.128 rd=rc,0
G.ORN.I.size rd=rc,imm		→	G.ORN.I.size rd=rc,-imm
G.XNOR.I.size rd=rc,imm		→	G.XOR.I.size rd=rc,-imm


Redundancies

G.ADD.I.size rd=rc,0	⇔	G.COPY rd=rc
G.ADD.I.size.0 rd=rc,0	⇔	G.COPY rd=rc
G.ADD.I.U.size.0 rd=rc,0	⇔	G.COPY rd=rc
G.AND.I.size rd=rc,0	⇔	G.ZERO rd
G.AND.I.size rd=rc,-1	⇔	G.COPY rd=rc
G.NAND.I.size rd=rc,0	⇔	G.SET rd
G.NAND.I.size rd=rc,-1	⇔	G.NOT rd=rc
G.ORN.I.size rd=rc,-1	⇔	G.SET rd
G.NOR.I.size rd=rc,-1	⇔	G.ZERO rd
G.XOR.I.size rd=rc,0	⇔	G.COPY rd=rc
G.XOR.I.size rd=rc,-1	⇔	G.NOT rd=rc

Format

op.size rd=rc,imm

rd=opsize(rc,imm)

 $sz \leftarrow \log(\text{size}) - 4$ Description

The contents of register rc is fetched, and a 128-bit immediate value is produced from the operation code, the size field and the 10-bit imm field. The specified operation is performed on these operands. The result is placed into register ra.

Definition

def GroupImmediate[op.size,rd,rc,imm] as

c ← RegRead(rc, 128)

s ← imm

case size of

16:

i16 ← s<sup>7</sup> || imm

b ← i16 || i16 || i16 || i16 || i16 || i16 || i16 || i16

32:

b ← s<sup>22</sup> || imm || s<sup>22</sup> || imm || s<sup>22</sup> || imm || s<sup>22</sup> || imm

64:

b ← s<sup>54</sup> || imm || s<sup>54</sup> || imm

128:

b ← s<sup>118</sup> || imm

endcase

case op of

G.AND.I:

a ← c and b

G.OR.I:

a ← c or b

G.NAND.I:

a ← c nand b

G.NOR.I:

a ← c nor b

G.XOR.I:

a ← c xor b

G.ADD.I:

for i ← 0 to 128-size by size

a<sub>size-1..i</sub> ← c<sub>size-1..i</sub> + b<sub>size-1..i</sub>

endfor

G.ADD.I.O:

for i ← 0 to 128-size by size

t ← (c<sub>size-1</sub> || c<sub>size-1..i</sub>) + (b<sub>size-1</sub> || b<sub>size-1..i</sub>)

```

        if lsize = lsize-1 then
            raise FixedPointArithmetic
        endif
        a[size-1..l] ← lsize-1..0
    endfor
GADDJ.U.O:
    for i ← 0 to 128-size by size
        t ← (0l || c[size-1..l] + (0l || b[size-1..l])
        if lsize = 0 then
            raise FixedPointArithmetic
        endif
        a[size-1..l] ← lsize-1..0
    endfor
endcase
RegWrite(rd, 128, a)
enddef

```

**Exceptions**

Fixed-point arithmetic

## Group Immediate Reversed

These operations take operands from a register and an immediate value, perform operations on partitions of bits in the operands, and place the concatenated results in a second register.

### Operation codes

G.SET.ANDE.I.16	Group set and equal zero immediate doublets
G.SET.ANDE.I.32	Group set and equal zero immediate quadlets
G.SET.ANDE.I.64	Group set and equal zero immediate octlets
G.SET.ANDE.I.128	Group set and equal zero immediate hexets
G.SET.AND.NE.I.16	Group set and not equal zero immediate doublets
G.SET.AND.NE.I.32	Group set and not equal zero immediate quadlets
G.SET.AND.NE.I.64	Group set and not equal zero immediate octlets
G.SET.AND.NE.I.128	Group set and not equal zero immediate hexet
G.SET.E.I.16	Group set equal immediate doublets
G.SET.E.I.32	Group set equal immediate quadlets
G.SET.E.I.64	Group set equal immediate octlets
G.SET.E.I.128	Group set equal immediate hexet
G.SET.GE.I.16	Group set greater equal immediate signed doublets
G.SET.GE.I.32	Group set greater equal immediate signed quadlets
G.SET.GE.I.64	Group set greater equal immediate signed octlets
G.SET.GE.I.128	Group set greater equal immediate signed hexet
G.SET.GE.I.U.16	Group set greater equal immediate unsigned doublets
G.SET.GE.I.U.32	Group set greater equal immediate unsigned quadlets
G.SET.GE.I.U.64	Group set greater equal immediate unsigned octlets
G.SET.GE.I.U.128	Group set greater equal immediate unsigned hexet
G.SET.L.I.16	Group set signed less immediate doublets
G.SET.L.I.32	Group set signed less immediate quadlets
G.SET.L.I.64	Group set signed less immediate octlets
G.SET.L.I.128	Group set signed less immediate hexet
G.SET.L.I.U.16	Group set less immediate signed doublets
G.SET.L.I.U.32	Group set less immediate signed quadlets
G.SET.L.I.U.64	Group set less immediate signed octlets
G.SET.L.I.U.128	Group set less immediate signed hexet
G.SET.NE.I.16	Group set not equal immediate doublets
G.SET.NE.I.32	Group set not equal immediate quadlets
G.SET.NE.I.64	Group set not equal immediate octlets
G.SET.NE.I.128	Group set not equal immediate hexet
G.SUB.I.16	Group subtract immediate doublet
G.SUB.I.16.O	Group subtract immediate signed doublet check overflow
G.SUB.I.32	Group subtract immediate quadlet
G.SUB.I.32.O	Group subtract immediate signed quadlet check overflow
G.SUB.I.64	Group subtract immediate octlet
G.SUB.I.64.O	Group subtract immediate signed octlet check overflow
G.SUB.I.128	Group subtract immediate hexet

G.SUB.I.128.O	Group subtract immediate signed hexlet check overflow
G.SUB.I.U.16.O	Group subtract immediate unsigned doublet check overflow
G.SUB.I.U.32.O	Group subtract immediate unsigned quadlet check overflow
G.SUB.I.U.64.O	Group subtract immediate unsigned octlet check overflow
G.SUB.I.U.128.O	Group subtract immediate unsigned hexlet check overflow

Equivalencies

G.NEG.16	Group negate doublet
G.NEG.16.O	Group negate signed doublet check overflow
G.NEG.32	Group negate quadlet
G.NEG.32.O	Group negate signed quadlet check overflow
G.NEG.64	Group negate octlet
G.NEG.64.O	Group negate signed octlet check overflow
G.NEG.128	Group negate hexlet
G.NEG.128.O	Group negate signed hexlet check overflow
G.SET.LE.I.16	Group set less equal immediate signed doublets
G.SET.LE.I.32	Group set less equal immediate signed quadlets
G.SET.LE.I.64	Group set less equal immediate signed octlets
G.SET.LE.I.128	Group set less equal immediate signed hexlet
G.SET.LE.I.U.16	Group set less equal immediate unsigned doublets
G.SET.LE.I.U.32	Group set less equal immediate unsigned quadlets
G.SET.LE.I.U.64	Group set less equal immediate unsigned octlets
G.SET.LE.I.U.128	Group set less equal immediate unsigned hexlet
G.SET.G.I.16	Group set immediate signed greater doublets
G.SET.G.I.32	Group set immediate signed greater quadlets
G.SET.G.I.64	Group set immediate signed greater octlets
G.SET.G.I.128	Group set immediate signed greater hexlet
G.SET.G.I.U.16	Group set greater immediate unsigned doublets
G.SET.G.I.U.32	Group set greater immediate unsigned quadlets
G.SET.G.I.U.64	Group set greater immediate unsigned octlets
G.SET.G.I.U.128	Group set greater immediate unsigned hexlet

G.NEG.size rd=rc	→ ASUB.I.size rd=0,rc
G.NEG.size.O rd=rc	→ ASUB.I.size.O rd=0,rc
G.SET.G.I.size rd=imm,rc	→ G.SET.GE.I.size rd=imm+1,rc
G.SET.G.I.U.size rd=imm,rc	→ G.SET.GE.I.U.size rd=imm+1,rc
G.SET.LE.I.size rd=imm,rc	→ G.SET.LI.size rd=imm-1,rc
G.SET.LE.I.U.size rd=imm,rc	→ G.SET.LI.U.size rd=imm-1,rc

Redundancies

G.SET.AND.E.I.size rd=rc,0	⇔	G.SET.size rd
G.SET.AND.NE.I.size rd=rc,0	⇔	G.ZERO rd
G.SET.AND.E.I.size rd=rc,-1	⇔	G.SET.E.Z.size rd=rc
G.SET.AND.NE.I.size rd=rc,-1	⇔	G.SET.NE.Z.size rd=rc
G.SET.E.I.size rd=rc,0	⇔	G.SET.E.Z.size rd=rc
G.SET.GE.I.size rd=rc,0	⇔	G.SET.GE.Z.size rd=rc
G.SET.L.I.size rd=rc,0	⇔	G.SET.L.Z.size rd=rc
G.SET.NE.I.size rd=rc,0	⇔	G.SET.NE.Z.size rd=rc
G.SET.GE.I.U.size rd=rc,0	⇔	G.SET.GE.U.Z.size rd=rc
G.SET.L.I.U.size rd=rc,0	⇔	G.SET.L.U.Z.size rd=rc


Selection

class	operation	cond	form	operand	size	check
arithmetic	SUB		I		16 32 64 128	
				NONE U	16 32 64 128	O
boolean	SET.AND	E	I		16 32 64 128	
	SET	NE				
	SET	L GE G LE	I	NONE U	16 32 64 128	

Format

op.size rd=imm,rc

rd=opsize(imm,rc)



sz ← log(size)-4

Description

The contents of register rc is fetched, and a 128-bit immediate value is produced from the operation code, the size field and the 10-bit imm field. The specified operation is performed on these operands. The result is placed into register rd.

Definition

```
def GroupImmediateReversed(op,size,ra,imm) as
  c ← RegRead(rc, 128)
  s ← imm
  case size of
    16:
```

```

i16 ← s7 || imm
b ← i16 || i16 || i16 || i16 || i16 || i16 || i16 || i16
32:
b ← s22 || imm || s22 || imm || s22 || imm || s22 || imm
64:
b ← s54 || imm || s54 || imm
128:
b ← s118 || imm

```

endcase

case op of

G.SUB.I:

```

for i ← 0 to 128-size by size
    asize-1..i ← bsize-1..i - csize-1..i
endfor

```

G.SUB.I.O:

```

for i ← 0 to 128-size by size
    t ← (bsize-1..i - csize-1..i) - (ksize-1..i || csize-1..i)
    if #size ≠ tsize-1 then
        raise FixedPointArithmetic
    endif
    asize-1..i ← tsize-1..0
endfor

```

G.SUB.I.U.O:

```

for i ← 0 to 128-size by size
    t ← (01 || bsize-1..i) - (01 || csize-1..i)
    if #size ≠ 0 then
        raise FixedPointArithmetic
    endif
    asize-1..i ← tsize-1..0
endfor

```

G.SET.E.I:

```

for i ← 0 to 128-size by size
    asize-1..i ← (bsize-1..i = csize-1..i)size
endfor

```

G.SET.NE.I:

```

for i ← 0 to 128-size by size
    asize-1..i ← (bsize-1..i ≠ csize-1..i)size
endfor

```

G.SET.AND.E.I:

```

for i ← 0 to 128-size by size
    asize-1..i ← ((bsize-1..i and csize-1..i) = 0)size
endfor

```

G.SET.AND.NE.I:

```

for i ← 0 to 128-size by size
    asize-1..i ← ((bsize-1..i and csize-1..i) ≠ 0)size
endfor

```

G.SET.L.I:

```

for i ← 0 to 128-size by size
    asize-1..i ← (bsize-1..i < csize-1..i)size
endfor

```

G.SET.GE.I:

```

for i ← 0 to 128-size by size

```

```

        a[size-1..] ← (b[size-1..] ≥ c[size-1..])size
    endfor
G.SET.L.I.U:
    for i ← 0 to 128-size by size
        a[size-1..] ← ((0 || b[size-1..] < (0 || c[size-1..]))size
    endfor
G.SET.GE.I.U:
    for i ← 0 to 128-size by size
        a[size-1..] ← ((0 || b[size-1..] ≥ (0 || c[size-1..]))size
    endfor
endcase
RegWrite(rd, 128, a)
enddef

```

Exceptions

Fixed-point arithmetic



## Group Inplace

These operations take operands from three registers, perform operations on partitions of bits in the operands, and place the concatenated results in the third register.

### Operation codes

GAAA.8	Group add add add bytes
GAAA.16	Group add add add doublets
GAAA.32	Group add add add quads
GAAA.64	Group add add add octets
GAAA.128	Group add add add hexet
GASA.8	Group add subtract add bytes
GASA.16	Group add subtract add doublets
GASA.32	Group add subtract add quads
GASA.64	Group add subtract add octets
GASA.128	Group add subtract add hexet

### Equivalencies

GAAS.8	Group add add subtract bytes
GAAS.16	Group add add subtract doublets
GAAS.32	Group add add subtract quads
GAAS.64	Group add add subtract octets
GAAS.128	Group add add subtract hexet

GAAS.size rd@rc,rb	→ GASA.size rd@rb,rc
--------------------	----------------------


### Redundancies

GAAA.size rd@rc,rc	⇒ G.SHLI.ADD.size rd=rd,rc,1
GASA.size rd@rc,rc	⇒ G.NOP

### Format

G.op.size rd@rc,rb

rd=gopsize(rd,rc,rb)



### Description

The contents of registers rd, rc and rb are fetched. The specified operation is performed on these operands. The result is placed into register rd.

Register rd is both a source and destination of this instruction.

### Definition

def GroupInplace(op, size, rd, rc, rb) as

d ← RegRead(rd, 128)

c ← RegRead(rc, 128)

b ← RegRead(rb, 128)

for i ← 0 to 128-size by size

case op of

GAA:

$a_{i+size-1:j} \leftarrow \div d_{i+size-1:j} \div c_{i+size-1:j} \div b_{i+size-1:j}$

GASA:

$a_{i+size-1:j} \leftarrow \div d_{i+size-1:j} \div c_{i+size-1:j} \div b_{i+size-1:j}$

endcase

endfor

RegWrite(rd, 128, a)

enddef

### Exceptions

none

## Group Reversed

These operations take two values from registers, perform operations on partitions of bits in the operands, and place the concatenated results in a register.

### Operation codes

G.SET.AND.E.8	Group set and equal zero bytes
G.SET.AND.E.16	Group set and equal zero doublets
G.SET.AND.E.32	Group set and equal zero quadlets
G.SET.AND.E.64	Group set and equal zero octets
G.SET.AND.E.128	Group set and equal zero hexdet
G.SET.AND.NE.8	Group set and not equal zero bytes
G.SET.AND.NE.16	Group set and not equal zero doublets
G.SET.AND.NE.32	Group set and not equal zero quadlets
G.SET.AND.NE.64	Group set and not equal zero octets
G.SET.AND.NE.128	Group set and not equal zero hexdet
G.SET.E.8	Group set equal bytes
G.SET.E.16	Group set equal doublets
G.SET.E.32	Group set equal quadlets
G.SET.E.64	Group set equal octets
G.SET.E.128	Group set equal hexdet
G.SET.GE.8	Group set greater equal signed bytes
G.SET.GE.16	Group set greater equal signed doublets
G.SET.GE.32	Group set greater equal signed quadlets
G.SET.GE.64	Group set greater equal signed octets
G.SET.GE.128	Group set greater equal signed hexdet
G.SET.GE.U.8	Group set greater equal unsigned bytes
G.SET.GE.U.16	Group set greater equal unsigned doublets
G.SET.GE.U.32	Group set greater equal unsigned quadlets
G.SET.GE.U.64	Group set greater equal unsigned octets
G.SET.GE.U.128	Group set greater equal unsigned hexdet
G.SET.L.8	Group set signed less bytes
G.SET.L.16	Group set signed less doublets
G.SET.L.32	Group set signed less quadlets
G.SET.L.64	Group set signed less octets
G.SET.L.128	Group set signed less hexdet
G.SET.LU.8	Group set less unsigned bytes
G.SET.LU.16	Group set less unsigned doublets
G.SET.LU.32	Group set less unsigned quadlets
G.SET.LU.64	Group set less unsigned octets
G.SET.LU.128	Group set less unsigned hexdet
G.SET.NE.8	Group set not equal bytes
G.SET.NE.16	Group set not equal doublets
G.SET.NE.32	Group set not equal quadlets
G.SET.NE.64	Group set not equal octets

G.SET.NE.128	Group set not equal hexdet
G.SUB.8	Group subtract bytes
G.SUB.8.O	Group subtract signed bytes check overflow
G.SUB.16	Group subtract doublets
G.SUB.16.O	Group subtract signed doublets check overflow
G.SUB.32	Group subtract quadlets
G.SUB.32.O	Group subtract signed quadlets check overflow
G.SUB.64	Group subtract octlets
G.SUB.64.O	Group subtract signed octlets check overflow
G.SUB.128	Group subtract hexdet
G.SUB.128.O	Group subtract signed hexdet check overflow
G.SUB.L.8	Group subtract limit signed bytes
G.SUB.L.16	Group subtract limit signed doublets
G.SUB.L.32	Group subtract limit signed quadlets
G.SUB.L.64	Group subtract limit signed octlets
G.SUB.L.128	Group subtract limit signed hexdet
G.SUB.L.U.8	Group subtract limit unsigned bytes
G.SUB.L.U.16	Group subtract limit unsigned doublets
G.SUB.L.U.32	Group subtract limit unsigned quadlets
G.SUB.L.U.64	Group subtract limit unsigned octlets
G.SUB.L.U.128	Group subtract limit unsigned hexdet
G.SUB.U.8.O	Group subtract unsigned bytes check overflow
G.SUB.U.16.O	Group subtract unsigned doublets check overflow
G.SUB.U.32.O	Group subtract unsigned quadlets check overflow
G.SUB.U.64.O	Group subtract unsigned octlets check overflow
G.SUB.U.128.O	Group subtract unsigned hexdet check overflow

**Equivalencies**

G.SET.E.Z.8	Group set equal zero bytes
G.SET.E.Z.16	Group set equal zero doublets
G.SET.E.Z.32	Group set equal zero quadlets
G.SET.E.Z.64	Group set equal zero octlets
G.SET.E.Z.128	Group set equal zero hexlet
G.SET.G.Z.8	Group set greater zero signed bytes
G.SET.G.Z.16	Group set greater zero signed doublets
G.SET.G.Z.32	Group set greater zero signed quadlets
G.SET.G.Z.64	Group set greater zero signed octlets
G.SET.G.Z.128	Group set greater zero signed hexlet
G.SET.GE.Z.8	Group set greater equal zero signed bytes
G.SET.GE.Z.16	Group set greater equal zero signed doublets
G.SET.GE.Z.32	Group set greater equal zero signed quadlets
G.SET.GE.Z.64	Group set greater equal zero signed octlets
G.SET.GE.Z.128	Group set greater equal zero signed hexlet
G.SET.L.Z.8	Group set less zero signed bytes
G.SET.L.Z.16	Group set less zero signed doublets
G.SET.L.Z.32	Group set less zero signed quadlets
G.SET.L.Z.64	Group set less zero signed octlets
G.SET.L.Z.128	Group set less zero signed hexlet
G.SET.LE.Z.8	Group set less equal zero signed bytes
G.SET.LE.Z.16	Group set less equal zero signed doublets
G.SET.LE.Z.32	Group set less equal zero signed quadlets
G.SET.LE.Z.64	Group set less equal zero signed octlets
G.SET.LE.Z.128	Group set less equal zero signed hexlet
G.SET.NE.Z.8	Group set not equal zero bytes
G.SET.NE.Z.16	Group set not equal zero doublets
G.SET.NE.Z.32	Group set not equal zero quadlets
G.SET.NE.Z.64	Group set not equal zero octlets
G.SET.NE.Z.128	Group set not equal zero hexlet
G.SET.LE.8	Group set less equal signed bytes
G.SET.LE.16	Group set less equal signed doublets
G.SET.LE.32	Group set less equal signed quadlets
G.SET.LE.64	Group set less equal signed octlets
G.SET.LE.128	Group set less equal signed hexlet
G.SET.LE.U.8	Group set less equal unsigned bytes
G.SET.LE.U.16	Group set less equal unsigned doublets
G.SET.LE.U.32	Group set less equal unsigned quadlets
G.SET.LE.U.64	Group set less equal unsigned octlets
G.SET.LE.U.128	Group set less equal unsigned hexlet
G.SET.G.8	Group set signed greater bytes
G.SET.G.16	Group set signed greater doublets
G.SET.G.32	Group set signed greater quadlets
G.SET.G.64	Group set signed greater octlets

<b>G.SET.G.128</b>	Group set signed greater hexdet
<b>G.SET.G.U.8</b>	Group set greater unsigned bytes
<b>G.SET.G.U.16</b>	Group set greater unsigned doublets
<b>G.SET.G.U.32</b>	Group set greater unsigned quadlets
<b>G.SET.G.U.64</b>	Group set greater unsigned octlets
<b>G.SET.G.U.128</b>	Group set greater unsigned hexdet

<b>G.SET.E.Z.size rd=rc</b>	←	<b>G.SET.AND.E.size rd=rc,rc</b>
<b>G.SET.G.Z.size rd=rc</b>	⇐	<b>G.SET.L.U.size rd=rc,rc</b>
<b>G.SET.GE.Z.size rd=rc</b>	⇐	<b>G.SET.GE.size rd=rc,rc</b>
<b>G.SET.L.Z.size rd=rc</b>	⇐	<b>G.SET.L.size rd=rc,rc</b>
<b>G.SET.LE.Z.size rd=rc</b>	⇐	<b>G.SET.GE.U.size rd=rc,rc</b>
<b>G.SET.NE.Z.size rd=rc</b>	←	<b>G.SET.AND.NE.size rd=rc,rc</b>
<b>G.SET.G.size rd=rb,rc</b>	→	<b>G.SET.L.size rd=rc,rb</b>
<b>G.SET.G.U.size rd=rb,rc</b>	→	<b>G.SET.L.U.size rd=rc,rb</b>
<b>G.SET.LE.size rd=rb,rc</b>	→	<b>G.SET.GE.size rd=rc,rb</b>
<b>G.SET.LE.U.size rd=rb,rc</b>	→	<b>G.SET.GE.U.size rd=rc,rb</b>

Redundancies

<b>G.SET.E.size rd=rc,rc</b>	⇔	<b>G.SET rd</b>
<b>G.SET.NE.size rd=rc,rc</b>	⇔	<b>G.ZERO rd</b>
<b>G.SUB.size rd=rc,rc</b>	⇔	<b>G.ZERO rd</b>
<b>G.SUB.L.size rd=rc,rc</b>	⇔	<b>G.ZERO rd</b>
<b>G.SUB.L.U.size rd=rc,rc</b>	⇔	<b>G.ZERO rd</b>
<b>G.SUB.size.O rd=rc,rc</b>	⇔	<b>G.ZERO rd</b>
<b>G.SUB.U.size.O rd=rc,rc</b>	⇔	<b>G.ZERO rd</b>


Selection

class	operation	cond	operand	size	check
arithmetic	SUB			8 16 32 64 128	
			NONE U	8 16 32 64 128	O
	SUB.L		NONE U	8 16 32 64 128	
boolean	SET.AND	E		8 16 32 64 128	
	SET	NE			
	SET	L GE G LE	NONE U	8 16 32 64 128	
	SET	G GE L LE	Z	8 16 32 64 128	

Format

G.op.size rd=rb,rc

rd=gopsize(rb,rc)

Description

Two values are taken from the contents of registers rc and rb. The specified operation is performed, and the result is placed in register rd.

Definition

def GroupReversed(op,size,rd,rc,rb)

c ← RegRead(rc, 128)

b ← RegRead(rb, 128)

case op of

G.SUB:

for i ← 0 to 128-size by size

 $d_{i+size-1..i} \leftarrow d_{i+size-1..i} - c_{i+size-1..i}$ 

endfor

G.SUB.L:

for i ← 0 to 128-size by size

 $t \leftarrow (d_{i+size-1..i} \parallel d_{i+size-1..i}) - (c_{i+size-1..i} \parallel c_{i+size-1..i})$  $d_{i+size-1..i} \leftarrow (r_{size} \neq t_{size-1}) ? (r_{size} \parallel t_{size-1..0}) : t_{size-1..0}$ 

endfor

G.SUB.LL:

for i ← 0 to 128-size by size

 $t \leftarrow (0^1 \parallel d_{i+size-1..i}) - (0^1 \parallel c_{i+size-1..i})$  $d_{i+size-1..i} \leftarrow (r_{size} \neq 0) ? 0^{size} : t_{size-1..0}$ 

endfor

G.SUB.O:

for i ← 0 to 128-size by size

 $t \leftarrow (d_{i+size-1..i} \parallel d_{i+size-1..i}) - (c_{i+size-1..i} \parallel c_{i+size-1..i})$ if  $(r_{size} \neq t_{size-1})$  then

raise FixedPointArithmetic

endif

 $d_{i+size-1..i} \leftarrow t_{size-1..0}$ 

endfor

G.SUB.U.O:

for i ← 0 to 128-size by size

 $t \leftarrow (0^1 \parallel d_{i+size-1..i}) - (0^1 \parallel c_{i+size-1..i})$ if  $(r_{size} \neq 0)$  then

raise FixedPointArithmetic

endif

 $d_{i+size-1..i} \leftarrow t_{size-1..0}$ 

endfor

G.SET.E:

```

    for i ← 0 to 128-size by size
        asize-1..i ← (bsize-1..i = csize-1..i)size
    endfor
G.SET.NE:
    for i ← 0 to 128-size by size
        asize-1..i ← (bsize-1..i ≠ csize-1..i)size
    endfor
G.SET.AND.E:
    for i ← 0 to 128-size by size
        asize-1..i ← ((bsize-1..i and csize-1..i) = 0)size
    endfor
G.SET.AND.NE:
    for i ← 0 to 128-size by size
        asize-1..i ← ((bsize-1..i and csize-1..i) ≠ 0)size
    endfor
G.SET.L:
    for i ← 0 to 128-size by size
        asize-1..i ← ((rc = rb) ? (bsize-1..i < 0) : (bsize-1..i < csize-1..i))size
    endfor
G.SET.GE:
    for i ← 0 to 128-size by size
        asize-1..i ← ((rc = rb) ? (bsize-1..i ≥ 0) : (bsize-1..i ≥ csize-1..i))size
    endfor
G.SET.LU:
    for i ← 0 to 128-size by size
        asize-1..i ← ((rc = rb) ? (bsize-1..i > 0) :
            ((0 || bsize-1..i) < (0 || csize-1..i)))size
    endfor
G.SET.GE.U:
    for i ← 0 to 128-size by size
        asize-1..i ← ((rc = rb) ? (bsize-1..i ≤ 0) :
            ((0 || bsize-1..i) ≥ (0 || csize-1..i)))size
    endfor
endcase
RegWrite(rd, 128, a)
enddef

```

**Exceptions**

Fixed-point arithmetic



## Group Reversed Floating-point

These operations take two values from registers, perform a group of floating-point arithmetic operations on partitions of bits in the operands, and place the concatenated results in a register.

### Operation codes

G.SET.E.F.16	Group set equal floating-point half
G.SET.E.F.16X	Group set equal floating-point half exact
G.SET.E.F.32	Group set equal floating-point single
G.SET.E.F.32X	Group set equal floating-point single exact
G.SET.E.F.64	Group set equal floating-point double
G.SET.E.F.64X	Group set equal floating-point double exact
G.SET.E.F.128	Group set equal floating-point quad
G.SET.E.F.128X	Group set equal floating-point quad exact
G.SET.GE.F.16X	Group set greater equal floating-point half exact
G.SET.GE.F.32X	Group set greater equal floating-point single exact
G.SET.GE.F.64X	Group set greater equal floating-point double exact
G.SET.GE.F.128X	Group set greater equal floating-point quad exact
G.SET.LG.F.16	Group set less greater floating-point half
G.SET.LG.F.16X	Group set less greater floating-point half exact
G.SET.LG.F.32	Group set less greater floating-point single
G.SET.LG.F.32X	Group set less greater floating-point single exact
G.SET.LG.F.64	Group set less greater floating-point double
G.SET.LG.F.64X	Group set less greater floating-point double exact
G.SET.LG.F.128	Group set less greater floating-point quad
G.SET.LG.F.128X	Group set less greater floating-point quad exact
G.SET.LF.16	Group set less floating-point half
G.SET.LF.16X	Group set less floating-point half exact
G.SET.LF.32	Group set less floating-point single
G.SET.LF.32X	Group set less floating-point single exact
G.SET.LF.64	Group set less floating-point double
G.SET.LF.64X	Group set less floating-point double exact
G.SET.LF.128	Group set less floating-point quad
G.SET.LF.128X	Group set less floating-point quad exact
G.SET.GE.F.16	Group set greater equal floating-point half
G.SET.GE.F.32	Group set greater equal floating-point single
G.SET.GE.F.64	Group set greater equal floating-point double
G.SET.GE.F.128	Group set greater equal floating-point quad

Equivalencies

<b>GSET.LE.F.16X</b>	Group set less equal floating-point half exact
<b>GSET.LE.F.32X</b>	Group set less equal floating-point single exact
<b>GSET.LE.F.64X</b>	Group set less equal floating-point double exact
<b>GSET.LE.F.128X</b>	Group set less equal floating-point quad exact
<b>GSET.G.F.16</b>	Group set greater floating-point half
<b>GSET.G.F.16X</b>	Group set greater floating-point half exact
<b>GSET.G.F.32</b>	Group set greater floating-point single
<b>GSET.G.F.32X</b>	Group set greater floating-point single exact
<b>GSET.G.F.64</b>	Group set greater floating-point double
<b>GSET.G.F.64X</b>	Group set greater floating-point double exact
<b>GSET.G.F.128</b>	Group set greater floating-point quad
<b>GSET.G.F.128X</b>	Group set greater floating-point quad exact
<b>GSET.LE.F.16</b>	Group set less equal floating-point half
<b>GSET.LE.F.32</b>	Group set less equal floating-point single
<b>GSET.LE.F.64</b>	Group set less equal floating-point double
<b>GSET.LE.F.128</b>	Group set less equal floating-point quad

<b>GSET.G.F.prec rd=rb,rc</b>	→	<b>G.SET.LF.prec rd=rc,rb</b>
<b>GSET.G.F.precX rd=rb,rc</b>	→	<b>G.SET.LF.precX rd=rc,rb</b>
<b>GSET.LE.F.prec rd=rb,rc</b>	→	<b>G.SET.GE.F.prec rd=rc,rb</b>
<b>GSET.LE.F.precX rd=rb,rc</b>	→	<b>G.SET.GE.F.precX rd=rc,rb</b>


Selection

class	op	prec	round/trap
set	SET. E LG L GE G LE	16 32 64 128	NONE X

Format

G.op.prec.round rd=rb,rc

rc=gopprecround(rb,ra)

Description

The contents of registers ra and rb are combined using the specified floating-point operation. The result is placed in register rc. The operation is rounded using the specified rounding option or using round-to-nearest if not specified. If a rounding option is specified, the operation raises a floating-point exception if a floating-point invalid operation, divide by

zero, overflow, or underflow occurs, or when specified, if the result is inexact. If a rounding option is not specified, floating-point exceptions are not raised, and are handled according to the default rules of IEEE 754.

### Definition

```
def GroupFloatingPointReversed(op,prec,round,rd,rc,rb) as
  c ← RegRead(rc, 128)
  b ← RegRead(rb, 128)
  for i ← 0 to 128-prec by prec
    ci ← Fiprec.Ci+prec-1.i
    bi ← Fiprec.Bi+prec-1.i
    if round=NONE then
      if (di.t = SNAN) or (ci.t = SNAN) then
        raise FloatingPointArithmetic
      endif
    case op of
      G.SET.LF, G.SET.GE.F:
        if (di.t = ONAN) or (ci.t = ONAN) then
          raise FloatingPointArithmetic
        endif
      others: //nothing
    endcase
  endif
  case op of
    G.SET.LF:
      ai ← bi?2ci
    G.SET.GE.F:
      ai ← bi?<ci
    G.SET.E.F:
      ai ← bi=ci
    G.SET.LG.F:
      ai ← bi>ci
  endcase
  a+prec-1.i ← ai
endfor
RegWrite(rd, 128, a)
enddef
```

### Exceptions

floating-point arithmetic

## Group Shift Left Immediate Add

These operations take operands from two registers, perform operations on partitions of bits in the operands, and place the concatenated results in a third register.

### Operation codes

G.SHLIADD.8	Group shift left immediate add bytes
G.SHLIADD.16	Group shift left immediate add doublets
G.SHLIADD.32	Group shift left immediate add quadlets
G.SHLIADD.64	Group shift left immediate add octlets
G.SHLIADD.128	Group shift left immediate add hexdet


### Redundancies

$G.SHLIADD.size\ rd=rd,rc,i \quad \Leftrightarrow \quad G.AA.size\ rd@rc,rc$
--

### Format

G.op.size rd=rc,rb,i

rd=gopsize(rc,rb,i)



assert 1 ≤ i ≤ 4

sh ← i-1

### Description

The contents of registers rc and rb are partitioned into groups of operands of the size specified. Partitions of the contents of register rb are shifted left by the amount specified in the immediate field and added to partitions of the contents of register rc, yielding a group of results, each of which is the size specified. Overflows are ignored, and yield modular arithmetic results. The group of results is concatenated and placed in register rd.

### Definition

```

def GroupShiftLeftImmediateAdd(sh,size,ra,rb,rc)
  c ← RegRead(rc, 128)
  b ← RegRead(rb, 128)
  for i ← 0 to 128-size by size
    a[size-1..i] ← c[size-1..i] + (b[size-1-sh..i] 11 01*sh)
  endfor
  RegWrite(rd, 128, a)
enddef

```

Exceptions

none

## Group Shift Left Immediate Subtract

These operations take operands from two registers, perform operations on partitions of bits in the operands, and place the concatenated results in a third register.

### Operation codes

G.SHL.SUB.8	Group shift left immediate subtract bytes
G.SHL.SUB.16	Group shift left immediate subtract doublets
G.SHL.SUB.32	Group shift left immediate subtract quadlets
G.SHL.SUB.64	Group shift left immediate subtract octlets
G.SHL.SUB.128	Group shift left immediate subtract hexets


### Redundancies

G.SHL.SUB.size rd=rc,i,rc	↔	G.COPY rd=rc
---------------------------	---	--------------

### Format

G.op.size rd=rb,i,rc

rd=gopsize(rb,i,rc)



assert 1 ≤ i ≤ 4

sh ← i-1

### Description

The contents of registers rc and rb are partitioned into groups of operands of the size specified. Partitions of the contents of register rc are subtracted from partitions of the contents of register rb shifted left by the amount specified in the immediate field, yielding a group of results, each of which is the size specified. Overflows are ignored, and yield modular arithmetic results. The group of results is concatenated and placed in register rd.

### Definition

```

def GroupShiftLeftImmediateSubtract(sh,size,ra,rb,rc)
  c ← RegRead(rc, 128)
  b ← RegRead(rb, 128)
  for i ← 0 to 128-size by size
    a[size-1..] ← (b[size-1-sh..] || 01+sh) - c[size-1..]
  endfor
  RegWrite(rd, 128, a)
enddef

```

Exceptions

none

## Group Subtract Half

These operations take operands from two registers, perform operations on partitions of bits in the operands, and place the concatenated results in a third register.

### Operation codes

G.SUB.H.8.C	Group subtract half signed bytes ceiling
G.SUB.H.8.F	Group subtract half signed bytes floor
G.SUB.H.8.N	Group subtract half signed bytes nearest
G.SUB.H.8.Z	Group subtract half signed bytes zero
G.SUB.H.16.C	Group subtract half signed doublets ceiling
G.SUB.H.16.F	Group subtract half signed doublets floor
G.SUB.H.16.N	Group subtract half signed doublets nearest
G.SUB.H.16.Z	Group subtract half signed doublets zero
G.SUB.H.32.C	Group subtract half signed quadlets ceiling
G.SUB.H.32.F	Group subtract half signed quadlets floor
G.SUB.H.32.N	Group subtract half signed quadlets nearest
G.SUB.H.32.Z	Group subtract half signed quadlets zero
G.SUB.H.64.C	Group subtract half signed octlets ceiling
G.SUB.H.64.F	Group subtract half signed octlets floor
G.SUB.H.64.N	Group subtract half signed octlets nearest
G.SUB.H.64.Z	Group subtract half signed octlets zero
G.SUB.H.128.C	Group subtract half signed hexlet ceiling
G.SUB.H.128.F	Group subtract half signed hexlet floor
G.SUB.H.128.N	Group subtract half signed hexlet nearest
G.SUB.H.128.Z	Group subtract half signed hexlet zero
G.SUB.H.U.8.C	Group subtract half unsigned bytes ceiling
G.SUB.H.U.8.F	Group subtract half unsigned bytes floor
G.SUB.H.U.8.N	Group subtract half unsigned bytes nearest
G.SUB.H.U.8.Z	Group subtract half unsigned bytes zero
G.SUB.H.U.16.C	Group subtract half unsigned doublets ceiling
G.SUB.H.U.16.F	Group subtract half unsigned doublets floor
G.SUB.H.U.16.N	Group subtract half unsigned doublets nearest
G.SUB.H.U.16.Z	Group subtract half unsigned doublets zero
G.SUB.H.U.32.C	Group subtract half unsigned quadlets ceiling
G.SUB.H.U.32.F	Group subtract half unsigned quadlets floor
G.SUB.H.U.32.N	Group subtract half unsigned quadlets nearest
G.SUB.H.U.32.Z	Group subtract half unsigned quadlets zero
G.SUB.H.U.64.C	Group subtract half unsigned octlets ceiling
G.SUB.H.U.64.F	Group subtract half unsigned octlets floor
G.SUB.H.U.64.N	Group subtract half unsigned octlets nearest
G.SUB.H.U.64.Z	Group subtract half unsigned octlets zero
G.SUB.H.U.128.C	Group subtract half unsigned hexlet ceiling
G.SUB.H.U.128.F	Group subtract half unsigned hexlet floor
G.SUB.H.U.128.N	Group subtract half unsigned hexlet nearest




**G.SUB.H.U.128.Z**

Group subtract half unsigned hexdet zero

Redundancies**G.SUB.H.size.rnd rd=rc,rc** $\Leftrightarrow$  GZERO rd**G.SUB.H.U.size.rnd rd=rc,rc** $\Leftrightarrow$  GZERO rdFormat

G.op.size.rnd rd=rb,rc

rd=gopsizernd(rb,rc)

Description

The contents of registers rc and rb are partitioned into groups of operands of the size specified and subtracted, halved, rounded and limited as specified, yielding a group of results, each of which is the size specified. The group of results is catenated and placed in register rd.

The result of this operation is always signed, whether the operands are signed or unsigned.

Definition

def GroupSubtractHalf{op,rnd,size,rd,rc,rb}

c ← RegRead(rc, 128)

b ← RegRead(rb, 128)

case op of

G.SUB.H.C, G.SUB.H.F, G.SUB.H.N, G.SUB.H.Z:

as ← cs ← bs ← 1

G.SUB.H.U.C, G.SUB.H.U.F, G.SUB.H.U.N, G.SUB.H.U.Z

as ← 1

cs ← bs ← 0

endcase

for i ← 0 to 128-size by size

p ← ((bs and bsize-1) || bsize-1+..i) - ((cs and csize-1) || csize-1+..i)

case rnd of

none, N:

s ← 0size || -p1

Z:

s ← 0size || psize

F:

s ← 0size+1

C:

s ← 0size || 11

endcase

```

v ← (as & psize || p) * (011s)
if vsize = (as & vsize) then
    asize-1+L ← vsize-1
else
    asize-1+L ← as ? (vsize-1 || -vsize) : 1size
endif
endfor
RegWrite(rd, 128, a)
enddef

```

Exceptions

none

## Group Ternary

These operations take three values from registers, perform a group of calculations on partitions of bits of the operands and place the catenated results in a fourth register.

### Operation codes

G.MUX	Group multiplex
-------	-----------------


### Redundancies

G.MUX ra=rd,rc,rc	⇔ G.COPY ra=rc
G.MUX ra=ra,rc,rb	⇔ G.BOOLEAN ra@rc,rb,0x11001010
G.MUX ra=rd,ra,rb	⇔ G.BOOLEAN ra@rd,rb,0x11100010
G.MUX ra=rd,rc,ra	⇔ G.BOOLEAN ra@rd,rc,0x11011000
G.MUX ra=rd,rd,rb	⇔ G.OR ra=rd,rb
G.MUX ra=rd,rc,rd	⇔ G.AND ra=rd,rc

### Format

G.MUX ra=rd,rc,rb

ra=gmux(rd,rc,rb)



### Description

The contents of registers rd, rc, and rb are fetched. Each bit of the result is equal to the corresponding bit of rc, if the corresponding bit of rd is set, otherwise it is the corresponding bit of rb. The result is placed into register ra.

### Definition

```

def GroupTernary(op,size,rd,rc,rb,ra) as
  d ← RegRead(rd, 128)
  c ← RegRead(rc, 128)
  b ← RegRead(rb, 128)
  case op of
    G.MUX:
      a ← (c and d) or (b and not d)
  endcase
  RegWrite(ra, 128, a)
enddef

```

### Exceptions

none

## Crossbar

These operations take operands from two registers, perform operations on partitions of bits in the operands, and place the concatenated results in a third register.

### Operation codes

X.COMPRESS.2	Crossbar compress signed pecks
X.COMPRESS.4	Crossbar compress signed nibbles
X.COMPRESS.8	Crossbar compress signed bytes
X.COMPRESS.16	Crossbar compress signed doublets
X.COMPRESS.32	Crossbar compress signed quadlets
X.COMPRESS.64	Crossbar compress signed octlets
X.COMPRESS.128	Crossbar compress signed hexlet
X.COMPRESS.U.2	Crossbar compress unsigned pecks
X.COMPRESS.U.4	Crossbar compress unsigned nibbles
X.COMPRESS.U.8	Crossbar compress unsigned bytes
X.COMPRESS.U.16	Crossbar compress unsigned doublets
X.COMPRESS.U.32	Crossbar compress unsigned quadlets
X.COMPRESS.U.64	Crossbar compress unsigned octlets
X.COMPRESS.U.128	Crossbar compress unsigned hexlet
X.EXPAND.2	Crossbar expand signed pecks
X.EXPAND.4	Crossbar expand signed nibbles
X.EXPAND.8	Crossbar expand signed bytes
X.EXPAND.16	Crossbar expand signed doublets
X.EXPAND.32	Crossbar expand signed quadlets
X.EXPAND.64	Crossbar expand signed octlets
X.EXPAND.128	Crossbar expand signed hexlet
X.EXPAND.U.2	Crossbar expand unsigned pecks
X.EXPAND.U.4	Crossbar expand unsigned nibbles
X.EXPAND.U.8	Crossbar expand unsigned bytes
X.EXPAND.U.16	Crossbar expand unsigned doublets
X.EXPAND.U.32	Crossbar expand unsigned quadlets
X.EXPAND.U.64	Crossbar expand unsigned octlets
X.EXPAND.U.128	Crossbar expand unsigned hexlet
X.ROTL.2	Crossbar rotate left pecks
X.ROTL.4	Crossbar rotate left nibbles
X.ROTL.8	Crossbar rotate left bytes
X.ROTL.16	Crossbar rotate left doublets
X.ROTL.32	Crossbar rotate left quadlets
X.ROTL.64	Crossbar rotate left octlets
X.ROTL.128	Crossbar rotate left hexlet
X.ROTR.2	Crossbar rotate right pecks
X.ROTR.4	Crossbar rotate right nibbles
X.ROTR.8	Crossbar rotate right bytes
X.ROTR.16	Crossbar rotate right doublets
X.ROTR.32	Crossbar rotate right quadlets

XROTR.64	Crossbar rotate right octlets
XROTR.128	Crossbar rotate right hexlet
XSHL.2	Crossbar shift left pecks
XSHL.2.O	Crossbar shift left signed pecks check overflow
XSHL.4	Crossbar shift left nibbles
XSHL.4.O	Crossbar shift left signed nibbles check overflow
XSHL.8	Crossbar shift left bytes
XSHL.8.O	Crossbar shift left signed bytes check overflow
XSHL.16	Crossbar shift left doublets
XSHL.16.O	Crossbar shift left signed doublets check overflow
XSHL.32	Crossbar shift left quadlets
XSHL.32.O	Crossbar shift left signed quadlets check overflow
XSHL.64	Crossbar shift left octlets
XSHL.64.O	Crossbar shift left signed octlets check overflow
XSHL.128	Crossbar shift left hexlet
XSHL.128.O	Crossbar shift left signed hexlet check overflow
XSHL.U.2.O	Crossbar shift left unsigned pecks check overflow
XSHL.U.4.O	Crossbar shift left unsigned nibbles check overflow
XSHL.U.8.O	Crossbar shift left unsigned bytes check overflow
XSHL.U.16.O	Crossbar shift left unsigned doublets check overflow
XSHL.U.32.O	Crossbar shift left unsigned quadlets check overflow
XSHL.U.64.O	Crossbar shift left unsigned octlets check overflow
XSHL.U.128.O	Crossbar shift left unsigned hexlet check overflow
XSHR.2	Crossbar signed shift right pecks
XSHR.4	Crossbar signed shift right nibbles
XSHR.8	Crossbar signed shift right bytes
XSHR.16	Crossbar signed shift right doublets
XSHR.32	Crossbar signed shift right quadlets
XSHR.64	Crossbar signed shift right octlets
XSHR.128	Crossbar signed shift right hexlet
XSHR.U.2	Crossbar shift right unsigned pecks
XSHR.U.4	Crossbar shift right unsigned nibbles
XSHR.U.8	Crossbar shift right unsigned bytes
XSHR.U.16	Crossbar shift right unsigned doublets
XSHR.U.32	Crossbar shift right unsigned quadlets
XSHR.U.64	Crossbar shift right unsigned octlets
XSHR.U.128	Crossbar shift right unsigned hexlet


Selection

class	op				size													
precision	EXPAND		EXPAND.U		2		4		8		16		32		64		128	
	COMPRESS		COMPRESS.U															
shift	ROTR	ROTL	SHR	SHL	2		4		8		16		32		64		128	
	SHLO	SHL.U.O	SHR.U															

Format

X.op.size rd=rc,rb

rd=xopsize(rc,rb)

 $lsize \leftarrow \log(size)$  $s \leftarrow lsize_2$  $sz \leftarrow lsize_{1..0}$ Description

Two values are taken from the contents of registers rc and rb. The specified operation is performed, and the result is placed in register rd.

Definition

```

def Crossbar.op.size.rd.rc.rb
  c ← RegRead(rc, 128)
  b ← RegRead(rb, 128)
  shift ← b and (size-1)
  case ops_2 11 02 of
    XCOMPRESS:
      hsize ← size/2
      for i ← 0 to 64-hsize by hsize
        if shift ≤ hsize then
          a[+hsize-1..i] ← C[+shift+hsize-1..i+shift]
        else
          a[+hsize-1..i] ← C[shift-hsize..i+size-1] + shift
        endif
      endfor
      a[127..64] ← 0
    XCOMPRESS.U:
      hsize ← size/2
      for i ← 0 to 64-hsize by hsize
        if shift ≤ hsize then
          a[+hsize-1..i] ← C[+shift+hsize-1..i+shift]
        else
          a[+hsize-1..i] ← 0[shift-hsize..i+size-1] + shift
        endif
      endfor
      a[127..64] ← 0
    XEXPAND:
      hsize ← size/2
      for i ← 0 to 64-hsize by hsize
        if shift ≤ hsize then
          a[+hsize-1..i] ← C[+hsize-1..i] + shift
        else
          a[+hsize-1..i] ← C[+hsize-1..i] + shift
        endif
      endfor
      a[127..64] ← 0
  endcase
enddef

```

```

        else
             $a_{i+size-1..i} \leftarrow C_{i+size-shift-1..i} \parallel 0shift$ 
        endif
    endfor
X.EXPAND.U:
    hsize  $\leftarrow size/2$ 
    for i  $\leftarrow 0$  to 64-hsize by hsize
        if shift  $\leq$  hsize then
             $a_{i+size-1..i} \leftarrow 0hsize-shift \parallel C_{i+size-1..i} \parallel 0shift$ 
        else
             $a_{i+size-1..i} \leftarrow C_{i+size-shift-1..i} \parallel 0shift$ 
        endif
    endfor
X.ROTL:
    for i  $\leftarrow 0$  to 128-size by size
         $a_{i+size-1..i} \leftarrow C_{i+size-1-shift..i} \parallel C_{i+size-1..i+size-1-shift}$ 
    endfor
X.ROTR:
    for i  $\leftarrow 0$  to 128-size by size
         $a_{i+size-1..i} \leftarrow C_{i+shift-1..i} \parallel C_{i+size-1..i+shift}$ 
    endfor
X.SHL:
    for i  $\leftarrow 0$  to 128-size by size
         $a_{i+size-1..i} \leftarrow C_{i+size-1-shift..i} \parallel 0shift$ 
    endfor
X.SHL.O:
    for i  $\leftarrow 0$  to 128-size by size
        if  $C_{i+size-1..i+size-1-shift} \neq C_{i+size-1..i+shift}^{shift-1}$  then
            raise FixedPointArithmetic
        endif
         $a_{i+size-1..i} \leftarrow C_{i+size-1-shift..i} \parallel 0shift$ 
    endfor
X.SHL.U.O:
    for i  $\leftarrow 0$  to 128-size by size
        if  $C_{i+size-1..i+size-shift} \neq 0shift$  then
            raise FixedPointArithmetic
        endif
         $a_{i+size-1..i} \leftarrow C_{i+size-1-shift..i} \parallel 0shift$ 
    endfor
X.SHR:
    for i  $\leftarrow 0$  to 128-size by size
         $a_{i+size-1..i} \leftarrow C_{i+size-1}^{shift} \parallel C_{i+size-1..i+shift}$ 
    endfor
X.SHR.U:
    for i  $\leftarrow 0$  to 128-size by size
         $a_{i+size-1..i} \leftarrow 0shift \parallel C_{i+size-1..i+shift}$ 
    endfor
endcase
RegWrite(rd, 128, a)
enddef

```

Exceptions

Fixed point arithmetic



## Crossbar Extract

These operations take operands from three registers, perform operations on partitions of bits in the operands, and place the concatenated results in a fourth register.


### Operation codes

X.EXTRACT	Crossbar extract
-----------	------------------

### Format

X.EXTRACT ra=rd,rc,rb


ra=xextract(rd,rc,rb)



### Description

The contents of registers rd, rc, and rb are fetched. The specified operation is performed on these operands. The result is placed into register ra.

Bits 31:0 of the contents of register rb specifies several parameters which control the manner in which data is extracted, and for certain operations, the manner in which the operation is performed. The position of the control fields allows for the source position to be added to a fixed control value for dynamic computation, and allows for the lower 16 bits of the control field to be set for some of the simpler extract cases by a single GCOPYL128 instruction. The control fields are further arranged so that if only the low order 8 bits are non-zero, a 128-bit extraction with truncation and no rounding is performed.



The table below describes the meaning of each label:


label	bits	meaning
fsize	8	field size
dpos	8	destination position
x	1	reserved
s	1	signed vs. unsigned
n	1	reserved
m	1	merge vs. extract
l	1	reserved
rnd	2	reserved
gssp	9	group size and source position

The 9-bit **gasp** field encodes both the group size, **gsize**, and source position, **spos**, according to the formula  $\text{gasp} = 512 - 4 * \text{gsize} + \text{spos}$ . The group size, **gsize**, is a power of two in the range 1..128. The source position, **spos**, is in the range  $0..(2 * \text{gsize}) - 1$ .

The values in the **s**, **n**, **m**, **l**, and **rnd** fields have the following meaning:


values	s	n	m	l	rnd
0	unsigned		extract		
1	signed		merge		
2					
3					

For the **XEXTRACT** instruction, when **m=0**, the parameters are interpreted to select a fields from the catenated contents of registers **rd** and **rc**, extracting values which are catenated and placed in register **ra**:



Crossbar extract

For a crossbar-merge-extract (**XEXTRACT** when **m=1**), the parameters are interpreted to merge a fields from the contents of register **rd** with the contents of register **rc**. The results are catenated and placed in register **ra**.



Crossbar merge extract

Definition

```
def CrossbarExtract(op,ra,rb,rc,rd) as
```

```
  d ← RegRead(rd, 128)
```

```
  c ← RegRead(rc, 128)
```

```
  b ← RegRead(rb, 128)
```

```
  case b8..0 of
```

```
    0..255:
```

```
      gsize ← 128
```

```
    256..383:
```

```
      gsize ← 64
```

```
    384..447:
```

```
      gsize ← 32
```

```
    448..479:
```

```
      gsize ← 16
```

```
    480..495:
```

```
      gsize ← 8
```

```
    496..503:
```

```
      gsize ← 4
```

```
    504..507:
```

```
      gsize ← 2
```

```
    508..511:
```

```
      gsize ← 1
```

```
  endcase
```

```
  m ← b12
```

```
  as ← signed ← b14
```

```
  h ← (2-m)*gsize
```

```
  spos ← (b8..0 and ((2-m)*gsize-1)
```

```
  dpos ← (0 || b23..16) and (gsize-1)
```

```
  ssize ← (0 || b31..24) and (gsize-1)
```

```
  tssize ← (ssize = 0) or ((ssize+dpos) > gsize) ? gsize-dpos : ssize
```

```
  fsize ← (tssize + spos > h) ? h - spos : tssize
```

```
  for i ← 0 to 128-gsize by gsize
```

```
    case op of
```

```
      XEXTRACT:
```

```
        if m then
```

```
          p ← dgsize+i..i
```

```
        else
```

```
          p ← (d || c)2*(gsize+i)-1..2*i
```

```
        endif
```

```
    endcase
```

```
    v ← (as & ph-1) || p
```

```
    w ← (as & vspos+fsize-1)gsize-fsize-dpos || vfsize-1+spos..spos || 0dpos
```

```
    if m then
```

```
      asize-1+i..i ← cgsize-1+i..dpos+fsize+i || wapost+fsize-1..dpos || cdpos-1+i..i
```

```
    else
```

```
      asize-1+i..i ← w
```

```
    / endif
```

```
  endfor
```

```
  RegWrite(ra, 128, a)
```

```
enddef
```

Exceptions

none

## Crossbar Field

These operations take operands from a register and two immediate values, perform operations on partitions of bits in the operands, and place the concatenated results in the second register.

### Operation codes

X.DEPOSIT.2	Crossbar deposit signed pecks
X.DEPOSIT.4	Crossbar deposit signed nibbles
X.DEPOSIT.8	Crossbar deposit signed bytes
X.DEPOSIT.16	Crossbar deposit signed doublets
X.DEPOSIT.32	Crossbar deposit signed quadlets
X.DEPOSIT.64	Crossbar deposit signed octlets
X.DEPOSIT.128	Crossbar deposit signed hexlet
X.DEPOSIT.U.2	Crossbar deposit unsigned pecks
X.DEPOSIT.U.4	Crossbar deposit unsigned nibbles
X.DEPOSIT.U.8	Crossbar deposit unsigned bytes
X.DEPOSIT.U.16	Crossbar deposit unsigned doublets
X.DEPOSIT.U.32	Crossbar deposit unsigned quadlets
X.DEPOSIT.U.64	Crossbar deposit unsigned octlets
X.DEPOSIT.U.128	Crossbar deposit unsigned hexlet
X.WITHDRAW.U.2	Crossbar withdraw unsigned pecks
X.WITHDRAW.U.4	Crossbar withdraw unsigned nibbles
X.WITHDRAW.U.8	Crossbar withdraw unsigned bytes
X.WITHDRAW.U.16	Crossbar withdraw unsigned doublets
X.WITHDRAW.U.32	Crossbar withdraw unsigned quadlets
X.WITHDRAW.U.64	Crossbar withdraw unsigned octlets
X.WITHDRAW.U.128	Crossbar withdraw unsigned hexlet
X.WITHDRAW.2	Crossbar withdraw pecks
X.WITHDRAW.4	Crossbar withdraw nibbles
X.WITHDRAW.8	Crossbar withdraw bytes
X.WITHDRAW.16	Crossbar withdraw doublets
X.WITHDRAW.32	Crossbar withdraw quadlets
X.WITHDRAW.64	Crossbar withdraw octlets
X.WITHDRAW.128	Crossbar withdraw hexlet

Equivalencies

XSEX.I.2	Crossbar extend immediate signed pecks
XSEX.I.4	Crossbar extend immediate signed nibbles
XSEX.I.8	Crossbar extend immediate signed bytes
XSEX.I.16	Crossbar extend immediate signed doublets
XSEX.I.32	Crossbar extend immediate signed quadlets
XSEX.I.64	Crossbar extend immediate signed octlets
XSEX.I.128	Crossbar extend immediate signed hexlet
XZEX.I.2	Crossbar extend immediate unsigned pecks
XZEX.I.4	Crossbar extend immediate unsigned nibbles
XZEX.I.8	Crossbar extend immediate unsigned bytes
XZEX.I.16	Crossbar extend immediate unsigned doublets
XZEX.I.32	Crossbar extend immediate unsigned quadlets
XZEX.I.64	Crossbar extend immediate unsigned octlets
XZEX.I.128	Crossbar extend immediate unsigned hexlet

XSHL.I.gsize rd=rc,i	→ X.DEPOSIT.gsize rd=rc,size-i,i
XSHR.I.gsize rd=rc,i	→ X.WITHDRAW.gsize rd=rc,size-i,i
XSHRU.I.gsize rd=rc,i	→ X.WITHDRAW.U.gsize rd=rc,size-i,i
XSEX.I.gsize rd=rc,i	→ X.DEPOSIT.gsize rd=rc,i,0
XZEX.I.gsize rd=rc,i	→ X.DEPOSIT.U.gsize rd=rc,i,0


Redundancies

X.DEPOSIT.gsize rd=rc,gsizc,0	⇔ X.COPY rd=rc
X.DEPCSIT.U.gsize rd=rc,gsizc,0	⇔ X.COPY rd=rc
X.WITHDRAW.gsize rd=rc,gsizc,0	⇔ X.COPY rd=rc
X.WITHDRAW.U.gsize rd=rc,gsizc,0	⇔ X.COPY rd=rc

Format

X.op.gsize      rd=rc, isize, ishift

rd=xopgsizc(rc, isize, ishift)



assert isize+ishift ≤ gsize


assert isize ≥ 1

ih<sub>0</sub> || gsfs ← 128-gsize+isize-1ih<sub>1</sub> || gsfp ← 128-gsize+ishift

Description


The contents of register *rc* is fetched, and 7-bit immediate values are taken from the 2-bit *ih* and the 6-bit *gsfp* and *gsfs* fields. The specified operation is performed on these operands. The result is placed into register *rd*.

The diagram below shows legal values for the *ih*, *gsfp* and *gsfs* fields, indicating the group size to which they apply.




The *ih*, *gsfp* and *gsfs* fields encode three values: the group size, the field size, and a shift amount. The shift amount can also be considered to be the source bit field position for group-withdraw instructions or the destination bit field position for group-deposit instructions. The encoding is designed so that combining the *gsfp* and *gsfs* fields with a bitwise-and produces a result which can be decoded to the group size, and so the field size and shift amount can be easily decoded once the group size has been determined.

The crossbar-deposit instructions deposit a bit field from the lower bits of each group partition of the source to a specified bit position in the result. The value is either sign-extended or zero-extended, as specified.



The crossbar-withdraw instructions withdraw a bit field from a specified bit position in the each group partition of the source and place it in the lower bits in the result. The value is either sign-extended or zero-extended, as specified.



### Definition

```

def CrossbarField(op, rd, rc, gsp, gsf) as
  c ← RegRead(rc, 128)
  case ((op₁ || gsp) and (op₀ || gsf)) of
    0..63:
      gsize ← 128
    64..95:
      gsize ← 64

```



```

96..111:
    gsize ← 32
112..119:
    gsize ← 16
120..123:
    gsize ← 8
124..125:
    gsize ← 4
126:
    gsize ← 2
127:
    raise ReservedInstruction
endcase
ishift ← (op1 || gsf1) and (gsiz-1)
isize ← ((op0 || gsf0) and (gsiz-1))+1
if (ishift+isize>gsiz)
    raise ReservedInstruction
endif
case op of
  X.DEPOSIT:
    for i ← 0 to 128-gsiz by gsiz
      agsiz-1..i ← cgsiz-isize-ishift || cisize-1..i || 0ishift
    endfor
  X.DEPOSIT.U:
    for i ← 0 to 128-gsiz by gsiz
      agsiz-1..i ← 0gsiz-isize-ishift || cisize-1..i || 0ishift
    endfor
  X.WITHDRAW:
    for i ← 0 to 128-gsiz by gsiz
      agsiz-1..i ← csize-isize || cisize+ishift-1..i+ishift
    endfor
  X.WITHDRAW.U:
    for i ← 0 to 128-gsiz by gsiz
      agsiz-1..i ← 0gsiz-isize || cisize+ishift-1..i+ishift
    endfor
endcase
RegWrite(rd, 128, a)
enddef

```

Exceptions

Reserved instruction

## Crossbar Field Inplace

These operations take operands from two registers and two immediate values, perform operations on partitions of bits in the operands, and place the concatenated results in the second register.

## Operation codes

X.DEPOSIT.M.2	Crossbar deposit merge pecks
X.DEPOSIT.M.4	Crossbar deposit merge nibbles
X.DEPOSIT.M.8	Crossbar deposit merge bytes
X.DEPOSIT.M.16	Crossbar deposit merge doublets
X.DEPOSIT.M.32	Crossbar deposit merge quadlets
X.DEPOSIT.M.64	Crossbar deposit merge octlets
X.DEPOSIT.M.128	Crossbar deposit merge hexlet

## Equivalencies

XDEPOSIT.M.1	Crossbar deposit merge bits
--------------	-----------------------------

XDEPOSIT.M1 rd@rc,1,0	→ XCOPY rd=rc
-----------------------	---------------


## Redundancies

**XDEPOSIT.Mgsize rd@rc,gsiz,0    ⇔    XCOPY rd=rc**

### **Format**

Xop.gsize      rd@rc, isize, ishift

```
rd=xopqsize(rd,rc, isize, ishift)
```



```
assert isize+ishift ≤ qsize
```

```
assert isize ≥ 1
```


```
ih0 || qsfz ← 128-qsize+isize-1
```

```
ih, 11 gsfp ← 128-gsize+ishift
```

### Description


The contents of registers `rd` and `rc` are fetched, and 7-bit immediate values are taken from the 2-bit `ih` and the 6-bit `gsfp` and `gsfs` fields. The specified operation is performed on these operands. The result is placed into register `rd`.

The diagram below shows legal values for the ih, gsfp and gsfs fields, indicating the group size to which they apply.



The ih, gsfp and gsfs fields encode three values: the group size, the field size, and a shift amount. The shift amount can also be considered to be the source bit field position for group-withdraw instructions or the destination bit field position for group-deposit instructions. The encoding is designed so that combining the gsfp and gsfs fields with a bitwise-and produces a result which can be decoded to the group size, and so the field size and shift amount can be easily decoded once the group size has been determined.

The crossbar-deposit-merge instructions deposit a bit field from the lower bits of each group partition of the source to a specified bit position in the result. The value is merged with the contents of register rd at bit positions above and below the deposited bit field. No sign- or zero-extension is performed by this instruction.



Definition

```

def CrossbarFieldInplace(op, rd, c, gsfp, gsfs) as
  c ← RegRead(rc, 128)
  d ← RegRead(rd, 128)
  case ((op | gsfp) and (op | gsfs)) of
    0..63:
      gsize ← 128
    64..95:
      gsize ← 64
    96..111:
      gsize ← 32
    112..119:
      gsize ← 16
    120..123:
      gsize ← 8
    124..125:
      gsize ← 4
    126:
      gsize ← 2
    127:
      raise ReservedInstruction
  endcase
  ishift ← ((op | gsfp) and (gsize-1))
  isize ← ((op | gsfs) and (gsize-1))+1
  if (ishift+isize>gsize)
    raise ReservedInstruction
  endif
  for i ← 0 to 128-gsize by gsize
    a[gsize-1..i] ← d[gsize-1..i+isize+ishift] | c[isize-1..i] | d[ishift-1..i]
  endfor
  RegWrite(rd, 128, a)
enddef

```

Exceptions

Reserved instruction

## Crossbar Inplace

These operations take operands from three registers, perform operations on partitions of bits in the operands, and place the concatenated results in the third register.


### Operation codes

XSHL.M.2	Crossbar shift left merge pecks
XSHL.M.4	Crossbar shift left merge nibbles
XSHL.M.8	Crossbar shift left merge bytes
XSHL.M.16	Crossbar shift left merge doublets
XSHL.M.32	Crossbar shift left merge quadlets
XSHL.M.64	Crossbar shift left merge octlets
XSHL.M.128	Crossbar shift left merge hexlet
XSHR.M.2	Crossbar shift right merge pecks
XSHR.M.4	Crossbar shift right merge nibbles
XSHR.M.8	Crossbar shift right merge bytes
XSHR.M.16	Crossbar shift right merge doublets
XSHR.M.32	Crossbar shift right merge quadlets
XSHR.M.64	Crossbar shift right merge octlets
XSHR.M.128	Crossbar shift right merge hexlet

### Format

X.op.size rd@rc,rb

rd=xopsize(rd,rc,rb)



lsize  $\leftarrow \log(\text{size})$

s  $\leftarrow \text{lsize} \ll 2$

sz  $\leftarrow \text{lsize} \ll 0$

### Description

The contents of registers rd, rc and rb are fetched. The specified operation is performed on these operands. The result is placed into register rd.

Register rd is both a source and destination of this instruction.

### Definition

def CrossbarInplace(op,size,rd,rc,rb) as

d  $\leftarrow \text{RegRead}(\text{rd}, 128)$

c  $\leftarrow \text{RegRead}(\text{rc}, 128)$

```
b ← RegRead(rb, 128)
shift ← b and (size-1)
for i ← 0 to 128-size by size
  case op of
    XSHRM:
      a[size-1:] ← c[shift-1:] || d[size-1:-shift]
    XSHLM:
      a[size-1:] ← d[size-1:-shift:] || c[shift-1:]
  endfor
  RegWrite(rd, 128, a)
enddef
```

**Exceptions**

none

## Crossbar Short Immediate

These operations take operands from a register and a short immediate value, perform operations on partitions of bits in the operands, and place the concatenated results in a register.

### Operation codes

XCOMPRESS.I.2	Crossbar compress immediate signed pecks
XCOMPRESS.I.4	Crossbar compress immediate signed nibbles
XCOMPRESS.I.8	Crossbar compress immediate signed bytes
XCOMPRESS.I.16	Crossbar compress immediate signed doublets
XCOMPRESS.I.32	Crossbar compress immediate signed quadlets
XCOMPRESS.I.64	Crossbar compress immediate signed octlets
XCOMPRESS.I.128	Crossbar compress immediate signed hexdet
XCOMPRESS.I.U.2	Crossbar compress immediate unsigned pecks
XCOMPRESS.I.U.4	Crossbar compress immediate unsigned nibbles
XCOMPRESS.I.U.8	Crossbar compress immediate unsigned bytes
XCOMPRESS.I.U.16	Crossbar compress immediate unsigned doublets
XCOMPRESS.I.U.32	Crossbar compress immediate unsigned quadlets
XCOMPRESS.I.U.64	Crossbar compress immediate unsigned octlets
XCOMPRESS.I.U.128	Crossbar compress immediate unsigned hexdet
XEXPAND.I.2	Crossbar expand immediate signed pecks
XEXPAND.I.4	Crossbar expand immediate signed nibbles
XEXPAND.I.8	Crossbar expand immediate signed bytes
XEXPAND.I.16	Crossbar expand immediate signed doublets
XEXPAND.I.32	Crossbar expand immediate signed quadlets
XEXPAND.I.64	Crossbar expand immediate signed octlets
XEXPAND.I.128	Crossbar expand immediate signed hexdet
XEXPAND.I.U.2	Crossbar expand immediate unsigned pecks
XEXPAND.I.U.4	Crossbar expand immediate unsigned nibbles
XEXPAND.I.U.8	Crossbar expand immediate unsigned bytes
XEXPAND.I.U.16	Crossbar expand immediate unsigned doublets
XEXPAND.I.U.32	Crossbar expand immediate unsigned quadlets
XEXPAND.I.U.64	Crossbar expand immediate unsigned octlets
XEXPAND.I.U.128	Crossbar expand immediate unsigned hexdet
XROTL.I.2	Crossbar rotate left immediate pecks
XROTL.I.4	Crossbar rotate left immediate nibbles
XROTL.I.8	Crossbar rotate left immediate bytes
XROTL.I.16	Crossbar rotate left immediate doublets
XROTL.I.32	Crossbar rotate left immediate quadlets
XROTL.I.64	Crossbar rotate left immediate octlets
XROTL.I.128	Crossbar rotate left immediate hexdet
XROTR.I.2	Crossbar rotate right immediate pecks
XROTR.I.4	Crossbar rotate right immediate nibbles
XROTR.I.8	Crossbar rotate right immediate bytes
XROTR.I.16	Crossbar rotate right immediate doublets

X.ROTR.I.32	Crossbar rotate right immediate quadlets
X.ROTR.I.64	Crossbar rotate right immediate octlets
X.ROTR.I.128	Crossbar rotate right immediate hexlet
X.SHL.I.2	Crossbar shift left immediate pecks
X.SHL.I.2.O	Crossbar shift left immediate signed pecks check overflow
X.SHL.I.4	Crossbar shift left immediate nibbles
X.SHL.I.4.O	Crossbar shift left immediate signed nibbles check overflow
X.SHL.I.8	Crossbar shift left immediate bytes
X.SHL.I.8.O	Crossbar shift left immediate signed bytes check overflow
X.SHL.I.16	Crossbar shift left immediate doublets
X.SHL.I.16.O	Crossbar shift left immediate signed doublets check overflow
X.SHL.I.32	Crossbar shift left immediate quadlets
X.SHL.I.32.O	Crossbar shift left immediate signed quadlets check overflow
X.SHL.I.64	Crossbar shift left immediate octlets
X.SHL.I.64.O	Crossbar shift left immediate signed octlets check overflow
X.SHL.I.128	Crossbar shift left immediate hexlet
X.SHL.I.128.O	Crossbar shift left immediate signed hexlet check overflow
X.SHL.I.U.2.O	Crossbar shift left immediate unsigned pecks check overflow
X.SHL.I.U.4.O	Crossbar shift left immediate unsigned nibbles check overflow
X.SHL.I.U.8.O	Crossbar shift left immediate unsigned bytes check overflow
X.SHL.I.U.16.O	Crossbar shift left immediate unsigned doublets check overflow
X.SHL.I.U.32.O	Crossbar shift left immediate unsigned quadlets check overflow
X.SHL.I.U.64.O	Crossbar shift left immediate unsigned octlets check overflow
X.SHL.I.U.128.O	Crossbar shift left immediate unsigned hexlet check overflow
X.SHR.I.2	Crossbar signed shift right immediate pecks
X.SHR.I.4	Crossbar signed shift right immediate nibbles
X.SHR.I.8	Crossbar signed shift right immediate bytes
X.SHR.I.16	Crossbar signed shift right immediate doublets
X.SHR.I.32	Crossbar signed shift right immediate quadlets
X.SHR.I.64	Crossbar signed shift right immediate octlets
X.SHR.I.128	Crossbar signed shift right immediate hexlet
X.SHR.I.U.2	Crossbar shift right immediate unsigned pecks
X.SHR.I.U.4	Crossbar shift right immediate unsigned nibbles
X.SHR.I.U.8	Crossbar shift right immediate unsigned bytes
X.SHR.I.U.16	Crossbar shift right immediate unsigned doublets
X.SHR.I.U.32	Crossbar shift right immediate unsigned quadlets
X.SHR.I.U.64	Crossbar shift right immediate unsigned octlets
X.SHR.I.U.128	Crossbar shift right immediate unsigned hexlet

Equivalencies

X.COPY	Crossbar copy
X.NOP	Crossbar no operation

X.COPY rd=rc	← X.ROTL.I.128 rd=rc,0
X.NOP	← X.COPY r0=r0



Redundancies

X.ROTL.I.gsize rd=rc,0	⇒ X.COPY rd=rc
X.ROTR.I.gsize rd=rc,0	⇒ X.COPY rd=rc
X.ROTR.I.gsize rd=rc,shift	⇒ X.ROTL.I.gsize rd=rc,gsiz-shift
X.SHL.I.gsize rd=rc,0	⇒ X.COPY rd=rc
X.SHL.I.gsize.O rd=rc,0	⇒ X.COPY rd=rc
X.SHL.I.U.gsize.O rd=rc,0	⇒ X.COPY rd=rc
X.SHR.I.gsize rd=rc,0	⇒ X.COPY rd=rc
X.SHR.I.U.gsize rd=rc,0	⇒ X.COPY rd=rc


Selection

class	op	size
precision	COMPRESS.I	2 4 8 16 32 64 128
	EXPAND.I	
shift	ROTL.I	2 4 8 16 32 64 128
	ROTR.I	
	SHL.I.O	
	SHL.I.U.O	
	SHR.I	
	SHR.I.U	
copy	COPY	

Format

X.op.size rd=rc,shift

rd=xopsize(rc,shift)

 $t \leftarrow 256 - 2 * \text{size} + \text{shift}$  $\text{op}_{1..0} \leftarrow t_{7..6}$  $\text{simm} \leftarrow t_{5..0}$ Description

A 128-bit value is taken from the contents of register rc. The second operand is taken from simm. The specified operation is performed, and the result is placed in register rd.

Definition

```

def CrossbarShortImmediate(op,rd,rc,simm)
  case {op1..0 || simm} of
    0..127:
      size ← 128
    128..191:
      size ← 64

```

```

192..223:
    size ← 32
224..239:
    size ← 16
240..247:
    size ← 8
248..251:
    size ← 4
252..253:
    size ← 2
254..255:
    raise ReservedInstruction
endcase
shift ← (op0 11 simm) and (size-1)
c ← RegRead(rc, 128)
case (op5 2 11 02) of
  XCOMPRESS.I:
    hsize ← size/2
    for i ← 0 to 64-hsize by hsize
      if shift ≤ hsize then
        a[hsz-1:i] ← c[shift+hsz-1:i+shift]
      else
        a[hsz-1:i] ← c[shift-hsz:i+size-1] || c[hsz-1:i+shift]
      endif
    endfor
    a[127:64] ← 0
  XCOMPRESS.IU:
    hsize ← size/2
    for i ← 0 to 64-hsize by hsize
      if shift ≤ hsize then
        a[hsz-1:i] ← c[shift+hsz-1:i+shift]
      else
        a[hsz-1:i] ← 0[shift-hsz:i+size-1] || c[hsz-1:i+shift]
      endif
    endfor
    a[127:64] ← 0
  XEXPAND.I:
    hsize ← size/2
    for i ← 0 to 64-hsize by hsize
      if shift ≤ hsize then
        a[hsz-1:i] ← c[hsz-1:i+shift] || c[hsz-1:i] || 0[shift]
      else
        a[hsz-1:i] ← c[hsz-1:i+shift] || 0[shift]
      end if
    endfor
  XEXPAND.IU:
    hsize ← size/2
    for i ← 0 to 64-hsize by hsize
      if shift ≤ hsize then
        a[hsz-1:i] ← 0[hsz-1:i+shift] || c[hsz-1:i] || 0[shift]
      else
        a[hsz-1:i] ← c[hsz-1:i+shift] || 0[shift]
      end if
    endfor

```

```

        endif
    endfor
X.SHL.I:
    for i ← 0 to 128-size by size
        asize-1..i ← Csize-1-shift..i || 0shift
    endfor
X.SHL.I.O:
    for i ← 0 to 128-size by size
        if Csize-1..size-1-shift ≠ Csize-1-shift then
            raise FixedPointArithmetic
        endif
        asize-1..i ← Csize-1-shift..i || 0shift
    endfor
X.SHL.I.U.O:
    for i ← 0 to 128-size by size
        if Csize-1..size-1-shift ≠ 0shift then
            raise FixedPointArithmetic
        endif
        asize-1..i ← Csize-1-shift..i || 0shift
    endfor
X.ROTR.I:
    for i ← 0 to 128-size by size
        asize-1..i ← Cshift-1..i || Csize-1..shift
    endfor
X.SHR.I:
    for i ← 0 to 128-size by size
        asize-1..i ← Cshift-1..i || Csize-1..shift
    endfor
X.SHR.I.U:
    for i ← 0 to 128-size by size
        asize-1..i ← 0shift || Csize-1..shift
    endfor
endcase
RegWrite(rd, 128, a)
enddef

```

Exceptions

Fixed point arithmetic  
Reserved Instruction

## Crossbar Short Immediate Inplace

These operations take operands from two registers and a short immediate value, perform operations on partitions of bits in the operands, and place the concatenated results in the second register.


### Operation codes

XSHL.M.I.2	Crossbar shift left merge immediate pecks
XSHL.M.I.4	Crossbar shift left merge immediate nibbles
XSHL.M.I.8	Crossbar shift left merge immediate bytes
XSHL.M.I.16	Crossbar shift left merge immediate doublets
XSHL.M.I.32	Crossbar shift left merge immediate quadlets
XSHL.M.I.64	Crossbar shift left merge immediate octlets
XSHL.M.I.128	Crossbar shift left merge immediate hexlet
XSHR.M.I.2	Crossbar shift right merge immediate pecks
XSHR.M.I.4	Crossbar shift right merge immediate nibbles
XSHR.M.I.8	Crossbar shift right merge immediate bytes
XSHR.M.I.16	Crossbar shift right merge immediate doublets
XSHR.M.I.32	Crossbar shift right merge immediate quadlets
XSHR.M.I.64	Crossbar shift right merge immediate octlets
XSHR.M.I.128	Crossbar shift right merge immediate hexlet

### Format

X.op.size rd@rc,shift

rd=xopsize(rc,shift)



$t \leftarrow 256 - 2 * \text{size} + \text{shift}$

$\text{op}_{1,0} \leftarrow t_{7,6}$

$\text{simm} \leftarrow t_{5,0}$

### Description

Two 128-bit values are taken from the contents of registers rd and rc. A third operand is taken from simm. The specified operation is performed, and the result is placed in register rd.

This instruction is undefined and causes a reserved instruction exception if the simm field is greater or equal to the size specified.

Definition

```

def CrossbarShortImmediateInplace(op,rd,rc,simm)
  case (op,0 || simm) of
    0..127:
      size ← 128
    128..191:
      size ← 64
    192..223:
      size ← 32
    224..239:
      size ← 16
    240..247:
      size ← 8
    248..251:
      size ← 4
    252..253:
      size ← 2
    254..255:
      raise ReservedInstruction
  endcase
  shift ← (op,1 || simm) and (size-1)
  c ← RegRead(rc, 128)
  d ← RegRead(rd, 128)
  for i ← 0 to 128-size by size
    case (op,2 || 02) of
      XSHR.M.I:
        a[size-1..i] ← c[shift-1..i] || d[size-1..i+shift]
      XSHL.M.I:
        a[size-1..i] ← d[size-1-shift..i] || c[shift-1..i]
    endcase
  endfor
  RegWrite(rd, 128, a)
enddef

```

Exceptions

Reserved Instruction

## Crossbar Shuffle

These operations take operands from two registers, perform operations on partitions of bits in the operands and place the concatenated results in a register.

### Operational Codes

X.SHUFFLE.4	Crossbar shuffle within pecks
X.SHUFFLE.8	Crossbar shuffle within bytes
X.SHUFFLE.16	Crossbar shuffle within doublets
X.SHUFFLE.32	Crossbar shuffle within quadlets
X.SHUFFLE.64	Crossbar shuffle within octlets
X.SHUFFLE.128	Crossbar shuffle within hexlet
X.SHUFFLE.256	Crossbar shuffle within trilet


### Format

X.SHUFFLE.256 rd=rc,rb,v,w,h

X.SHUFFLE.size rd=rcb,v,w

rd=xshuffle256(rc,rb,v,w,h)

rd=xshufflesize(rcb,v,w)



rc ← rb ← rcb

x ← log<sub>2</sub>(size)

y ← log<sub>2</sub>(v)

z ← log<sub>2</sub>(w)

op ← ((x\*x\*x-3\*x\*x-4\*x)/6-(z\*z-z)/2+x\*z+y) + (size=256)\*(h\*32-56)

### Description


One of two operations are performed depending on whether the rc and rb fields are equal.

If the rc and rb fields are equal, a 128-bit operand is taken from the contents of register rc. Items of size v are divided into w piles and shuffled together, within groups of size bits, according to the value of op. The result is placed in register rd.


If the rc and rb fields are not equal, the contents of registers rc and rb are catenated into a 256-bit operand. Items of size v are divided into w piles and shuffled together, according to the value of op. Depending on the value of h, a sub-field of op, the low 128 bits (h=0), or the high 128 bits (h=1) of the 256-bit shuffled contents are selected as the result. The result is placed in register rd.

This instruction is undefined and causes a reserved instruction exception if *rc* and *rb* are not equal and the *op* field is greater or equal to 56, or if *rc* and *rb* are equal and *op*4..0 is greater or equal to 28.

A crossbar 4-way shuffle of bytes within hexlet instruction (X.SHUFFLE.128 *rd*=*rcb*,8,4) divides the 128-bit operand into 16 bytes and partitions the bytes 4 ways (indicated by varying shade in the diagram below). The 4 partitions are perfectly shuffled, producing a 128-bit result.



A crossbar 4-way shuffle of bytes within triclet instruction (X.SHUFFLE.256 *rd*=*rc*,*rb*,8,4,0) catenates the contents of *rc* and *rb*, then divides the 256-bit content into 32 bytes and partitions the bytes 4 ways (indicated by varying shade in the diagram below). The low-order halves of the 4 partitions are perfectly shuffled, producing a 128-bit result.



Changing the last immediate value  $h$  to 1 (X.SHUFFLE.256 rd=rc,rb,8,4,1) modifies the operation to perform the same function on the high-order halves of the 4 partitions.



When *rc* and *rb* are equal, the table below shows the value of the *op* field and associated values for *size*, *v*, and *w*.

op	size	v	w
0	4	1	2
1	8	1	2
2	8	2	2
3	8	1	4
4	16	1	2
5	16	2	2
6	16	4	2
7	16	1	4
8	16	2	4
9	16	1	8
10	32	1	2
11	32	2	2
12	32	4	2
13	32	8	2
14	32	1	4
15	32	2	4
16	32	4	4
17	32	1	8
18	32	2	8
19	32	1	16
20	64	1	2
21	64	2	2
22	64	4	2
23	64	8	2
24	64	16	2
25	64	1	4
26	64	2	4
27	64	4	4

op	size	v	w
28	64	8	4
29	64	1	8
30	64	2	8
31	64	4	8
32	64	1	16
33	64	2	16
34	64	1	32
35	128	1	2
36	128	2	2
37	128	4	2
38	128	8	2
39	128	16	2
40	128	32	2
41	128	1	4
42	128	2	4
43	128	4	4
44	128	8	4
45	128	16	4
46	128	1	8
47	128	2	8
48	128	4	8
49	128	8	8
50	128	1	16
51	128	2	16
52	128	4	16
53	128	1	32
54	128	2	32
55	128	1	64

When  $rc$  and  $rb$  are not equal, the table below shows the value of the  $op4..0$  field and associated values for  $size$ ,  $v$ , and  $w$ .  $Op5$  is the value of  $h$ , which controls whether the low-order or high-order half of each partition is shuffled into the result.

$op4..0$	$size$	$v$	$w$
0	256	1	2
1	256	2	2
2	256	4	2
3	256	8	2
4	256	16	2
5	256	32	2
6	256	64	2
7	256	1	4
8	256	2	4
9	256	4	4
10	256	8	4
11	256	16	4
12	256	32	4
13	256	1	8
14	256	2	8
15	256	4	8
16	256	8	8
17	256	16	8
18	256	1	16
19	256	2	16
20	256	4	16
21	256	8	16
22	256	1	32
23	256	2	32
24	256	4	32
25	256	1	64
26	256	2	64
27	256	1	128

### Definition

```
def CrossbarShuffle(major, rd, rc, rb, op)
```

```
  c ← RegRead(rc, 128)
```

```
  b ← RegRead(rb, 128)
```

```
  if rc=rb then
```

```
    case op of
```

```
      0..55:
```

```
        for x ← 2 to 7; for y ← 0 to x-2; for z ← 1 to x-y-1
```

```
          if op =  $\lfloor (x \cdot x \cdot x \cdot 3 \cdot x \cdot x \cdot 4 \cdot x) / 6 - (z \cdot z \cdot z) / 2 \cdot x \cdot z \cdot y \rfloor$  then
```

```
            for i ← 0 to 127
```

```
               $a_i \leftarrow c_{\lfloor i/6, x \rfloor} \parallel b_{\lfloor y \cdot z, 1 \rfloor y} \parallel i_{x-1, y, z} \parallel b_{\lfloor y, 1 \rfloor}$ 
```

```
            end
```

```
          endif
```

```
        endfor; endfor; endfor
```

```
      56..63:
```

```
        raise ReservedInstruction
```

```

    endcase
  elseif
    case op4_0 of
      0..27:
        cb ← c || b
        x ← 8
        h ← op5
        for y ← 0 to x-2: for z ← 1 to x-y-1
          if op4_0 = ((17*z-z*z)/2-8*y) then
            for i ← h*128 to 127+h*128
              a[i-h*128] ← cb[y+z-1,y || h-1,y+z || y-1,d]
            end
          endif
        endfor; endfor
      28..31:
        raise ReservedInstruction
    endcase
  endif
  RegWrite(rd, 128, a)
endif
endif

```

Exceptions

Reserved Instruction

## Crossbar Swizzle

These operations perform calculations with a general register value and immediate values, placing the result in a general register.


### Operation codes

X.SWIZZLE	Crossbar swizzle
-----------	------------------

### Format

X.SWIZZLE rd=rc,icopy,iswap

rd=xswizzle(rc,icopy,iswap)



icopya  $\leftarrow$  icopy<sub>5:0</sub>

iswapa  $\leftarrow$  iswap<sub>5:0</sub>

ih  $\leftarrow$  icopy<sub>6</sub> || iswap<sub>6</sub>

### Description

The contents of register rc are fetched, and 7-bit immediate values, icopy and iswap, are constructed from the 2-bit ih field and from the 6-bit icopya and iswapa fields. The specified operation is performed on these operands. The result is placed into register rd.

### Definition

```
def GroupSwizzleImmediate(ih,rd,rc,icopya,iswapa) as
    icopy  $\leftarrow$  ih1 || icopya
    iswap  $\leftarrow$  ih0 || iswapa
    c  $\leftarrow$  RegRead(rc, 128)
    for i  $\leftarrow$  0 to 127
        ai  $\leftarrow$  c[i & icopy] * iswap
    endfor
    RegWrite(rd, 128, a)
enddef
```

### Exceptions

none

## Crossbar Ternary

These operations take three values from registers, perform a group of calculations on partitions of bits of the operands and place the catenated results in a fourth register.


### Operation codes

XSELECT.8	Crossbar select bytes
-----------	-----------------------

### Format

op ra=rd,rc,rb

ra=op(rd,rc,rb)



### Description

The contents of registers rd, rc, and rb are fetched. The specified operation is performed on these operands. The result is placed into register ra.

### Definition

```

def CrossbarTernary(op,rd,rc,rb,ra) as
  d ← RegRead(rd, 128)
  c ← RegRead(rc, 128)
  b ← RegRead(rb, 128)
  dc ← d || c
  for i ← 0 to 15
    j ← dg*4.8*1
    a8*7.8*1 ← dc8*7.8*j
  endfor
  RegWrite(ra, 128, a)
enddef

```

### Exceptions

none

## Ensemble

These operations take operands from two registers, perform operations on partitions of bits in the operands, and place the concatenated results in a third register.

### Operation codes

E.CON.8	Ensemble convolve signed bytes
E.CON.16	Ensemble convolve signed doublets
E.CON.32	Ensemble convolve signed quadlets
E.CON.64	Ensemble convolve signed octlets
E.CON.C.8	Ensemble convolve complex bytes
E.CON.C.16	Ensemble convolve complex doublets
E.CON.C.32	Ensemble convolve complex quadlets
E.CON.M.8	Ensemble convolve mixed-signed bytes
E.CON.M.16	Ensemble convolve mixed-signed doublets
E.CON.M.32	Ensemble convolve mixed-signed quadlets
E.CON.M.64	Ensemble convolve mixed-signed octlets
E.CON.U.8	Ensemble convolve unsigned bytes
E.CON.U.16	Ensemble convolve unsigned doublets
E.CON.U.32	Ensemble convolve unsigned quadlets
E.CON.U.64	Ensemble convolve unsigned octlets
E.DIV.64	Ensemble divide signed octlets
E.DIV.U.64	Ensemble divide unsigned octlets
E.MUL.8	Ensemble multiply signed bytes
E.MUL.16	Ensemble multiply signed doublets
E.MUL.32	Ensemble multiply signed quadlets
E.MUL.64	Ensemble multiply signed octlets
E.MULSUM.8	Ensemble multiply sum signed bytes
E.MULSUM.16	Ensemble multiply sum signed doublets
E.MULSUM.32	Ensemble multiply sum signed quadlets
E.MULSUM.64	Ensemble multiply sum signed octlets
E.MULC.8	Ensemble complex multiply bytes
E.MULC.16	Ensemble complex multiply doublets
E.MULC.32	Ensemble complex multiply quadlets
E.MULM.8	Ensemble multiply mixed-signed bytes
E.MULM.16	Ensemble multiply mixed-signed doublets
E.MULM.32	Ensemble multiply mixed-signed quadlets
E.MULM.64	Ensemble multiply mixed-signed octlets
E.MULP.8	Ensemble multiply polynomial bytes
E.MULP.16	Ensemble multiply polynomial doublets
E.MULP.32	Ensemble multiply polynomial quadlets
E.MULP.64	Ensemble multiply polynomial octlets
E.MULSUM.C.8	Ensemble multiply sum complex bytes
E.MULSUM.C.16	Ensemble multiply sum complex doublets
E.MULSUM.C.32	Ensemble multiply sum complex quadlets

E.MULSUM.M.8	Ensemble multiply sum mixed-signed bytes
E.MULSUM.M.16	Ensemble multiply sum mixed-signed doublets
E.MULSUM.M.32	Ensemble multiply sum mixed-signed quadlets
E.MULSUM.M.64	Ensemble multiply sum mixed-signed octlets
E.MULSUM.U.8	Ensemble multiply sum unsigned bytes
E.MULSUM.U.16	Ensemble multiply sum unsigned doublets
E.MULSUM.U.32	Ensemble multiply sum unsigned quadlets
E.MULSUM.U.64	Ensemble multiply sum unsigned octlets
E.MUL.U.8	Ensemble multiply unsigned bytes
E.MUL.U.16	Ensemble multiply unsigned doublets
E.MUL.U.32	Ensemble multiply unsigned quadlets
E.MUL.U.64	Ensemble multiply unsigned octlets


Selection

class	op	type	size
multiply	E.MUL	NONE M U P	8 16 32 64
		C	8 16 32
multiply sum	E.MULSUM	NONE M U	8 16 32 64
		C	8 16 32
divide	E.DIV	NONE U	64

Format

E.op.size rd=rc,rb

rd=eopsize(rc,rb)

Description

Two values are taken from the contents of registers rc and rb. The specified operation is performed, and the result is placed in register rd.

Definition

```
def mul(size,h,vs,v,ws,w,j) as
  mul ← ((vs&vsize-1)<<h-size || vsize-1..j) * ((ws&wsize-1)<<h-size || wsize-1..j)
enddef
```

```
def c ← PolyMultiply(size,a,b) as
  p[0] ← 02*size
  for k ← 0 to size-1
    p[k+1] ← p[k] + ak * (0size-k || b || 0k) : 02*size
  endfor
  c ← p[size]
```

enddef

def Ensemble(op, size, rd, rc, rb)

c ← RegRead(rc, 128)

b ← RegRead(rb, 128)

case op of

EMUL, EMULC, EMULSUM, EMULSUM.C, E.CON, E.CON.C, E.DIV:

cs ← bs ← 1

EMULM, EMULSUM.M, E.CON.M:

cs ← 0

bs ← 1

EMULU, EMULSUM.U, E.CON.U, E.DIV.U, E.MUL.P:

cs ← bs ← 0

endcase

case op of

E.MUL, E.MUL.U, E.MUL.M:

for i ← 0 to 64-size by size

d[2\*(i+size)-1..2i] ← mul(size, 2\*size, cs, ci, bs, bi, i)

endfor

E.MUL.P:

for i ← 0 to 64-size by size

d[2\*(i+size)-1..2i] ← PolyMultiply(size, c[size-1+i], b[size-1+i], i)

endfor

E.MULC:

for i ← 0 to 64-size by size

if (i and size) = 0 then

p ← mul(size, 2\*size, 1, ci, 1, bi, i) - mul(size, 2\*size, 1, ci+size, 1, bi+size)

else

p ← mul(size, 2\*size, 1, ci, 1, bi+size) + mul(size, 2\*size, 1, ci, 1, bi, i+size)

endif

d[2\*(i+size)-1..2i] ← p

endfor

E.MULSUM, E.MULSUM.U, E.MULSUM.M:

p[0] ← 0<sup>128</sup>

for i ← 0 to 128-size by size

p[i+size] ← p[i] + mul(size, 128, cs, ci, bs, bi, i)

endfor

a ← p[128]

E.MULSUM.C:

p[0] ← 0<sup>64</sup>p[size] ← 0<sup>64</sup>

for i ← 0 to 128-size by size

if (i and size) = 0 then

p[i+2\*size] ← p[i] + mul(size, 64, 1, ci, 1, bi, i)  
- mul(size, 64, 1, ci+size, 1, bi+size)

else

p[i+2\*size] ← p[i] + mul(size, 64, 1, ci, 1, bi+size)  
+ mul(size, 64, 1, ci+size, 1, bi, i)

endif

endfor

a ← p[128+size] || p[128]

E.CON, E.CON.U, E.CON.M:

p[0] ← 0<sup>128</sup>

for j ← 0 to 64-size by size



```

    for i ← 0 to 64-size by size
      p[j+size|2*|p+size|-1..2*| ← P[i|2*|p+size|-1..2*| +
        mul(size, 2*size, c, c+64-j, b, j)
    endfor
  endfor
  a ← p[64]
E.CON.C:
  p[0] ← 0128
  for j ← 0 to 64-size by size
    for i ← 0 to 64-size by size
      if ((i=j and j and size) = 0 then
        p[j+size|2*|p+size|-1..2*| ← P[i|2*|p+size|-1..2*| +
          mul(size, 2*size, 1, c+64-j, 1, b, j)
      else
        p[j+size|2*|p+size|-1..2*| ← P[i|2*|p+size|-1..2*| -
          mul(size, 2*size, 1, c+64-j, 2*size, 1, b, j)
      endif
    endfor
  endfor
  a ← p[64]
E.DIV:
  if (b = 0) or ((c = (111063)) and (b = 164)) then
    a ← undefined
  else
    q ← c / b
    r ← c - q*b
    a ← r63..0 || q63..0
  endif
E.DIV.U:
  if b = 0 then
    a ← undefined
  else
    q ← (0 || c) / (0 || b)
    r ← c - (0 || q)*(0 || b)
    a ← r63..0 || q63..0
  endif
endcase
RegWrite(rd, 128, a)
enddef

```

Exceptions

none

## Ensemble Convolve Extract Immediate

These instructions take an address from a general register to fetch a large operand from memory, a second operand from a general register, perform a group of operations on partitions of bits in the operands, and concatenate the results together, placing the result in a general register.

### Operation codes

E.CONX.I.C.8.C.B	Ensemble convolve extract immediate signed complex bytes big-endian ceiling
E.CONX.I.C.8.F.B	Ensemble convolve extract immediate signed complex bytes big-endian floor
E.CONX.I.C.8.N.B	Ensemble convolve extract immediate signed complex bytes big-endian nearest
E.CONX.I.C.8.Z.B	Ensemble convolve extract immediate signed complex bytes big-endian zero
E.CONX.I.C.16.C.B	Ensemble convolve extract immediate signed complex doublets big-endian ceiling
E.CONX.I.C.16.F.B	Ensemble convolve extract immediate signed complex doublets big-endian floor
E.CONX.I.C.16.N.B	Ensemble convolve extract immediate signed complex doublets big-endian nearest
E.CONX.I.C.16.Z.B	Ensemble convolve extract immediate signed complex doublets big-endian zero
E.CONX.I.C.32.C.B	Ensemble convolve extract immediate signed complex quads big-endian ceiling
E.CONX.I.C.32.F.B	Ensemble convolve extract immediate signed complex quads big-endian floor
E.CONX.I.C.32.N.B	Ensemble convolve extract immediate signed complex quads big-endian nearest
E.CONX.I.C.32.Z.B	Ensemble convolve extract immediate signed complex quads big-endian zero
E.CONX.I.C.64.C.B	Ensemble convolve extract immediate signed complex octets big-endian ceiling
E.CONX.I.C.64.F.B	Ensemble convolve extract immediate signed complex octets big-endian floor
E.CONX.I.C.64.N.B	Ensemble convolve extract immediate signed complex octets big-endian nearest
E.CONX.I.C.64.Z.B	Ensemble convolve extract immediate signed complex octets big-endian zero
E.CONX.I.C.8.C.L	Ensemble convolve extract immediate signed complex bytes little-endian ceiling
E.CONX.I.C.8.F.L	Ensemble convolve extract immediate signed complex bytes little-endian floor
E.CONX.I.C.8.N.L	Ensemble convolve extract immediate signed complex bytes little-endian nearest
E.CONX.I.C.8.Z.L	Ensemble convolve extract immediate signed complex bytes little-endian zero
E.CONX.I.C.16.C.L	Ensemble convolve extract immediate signed complex doublets little-endian ceiling
E.CONX.I.C.16.F.L	Ensemble convolve extract immediate signed complex doublets little-endian floor
E.CONX.I.C.16.N.L	Ensemble convolve extract immediate signed complex doublets little-endian nearest
E.CONX.I.C.16.Z.L	Ensemble convolve extract immediate signed complex doublets little-endian zero
E.CONX.I.C.32.C.L	Ensemble convolve extract immediate signed complex quads little-endian ceiling
E.CONX.I.C.32.F.L	Ensemble convolve extract immediate signed complex quads little-endian floor
E.CONX.I.C.32.N.L	Ensemble convolve extract immediate signed complex quads little-endian nearest
E.CONX.I.C.32.Z.L	Ensemble convolve extract immediate signed complex quads little-endian zero
E.CONX.I.C.64.C.L	Ensemble convolve extract immediate signed complex octets little-endian ceiling
E.CONX.I.C.64.F.L	Ensemble convolve extract immediate signed complex octets little-endian floor
E.CONX.I.C.64.N.L	Ensemble convolve extract immediate signed complex octets little-endian nearest
E.CONX.I.C.64.Z.L	Ensemble convolve extract immediate signed complex octets little-endian zero
E.CONX.I.8.C.B	Ensemble convolve extract immediate signed bytes big-endian ceiling
E.CONX.I.8.F.B	Ensemble convolve extract immediate signed bytes big-endian floor
E.CONX.I.8.N.B	Ensemble convolve extract immediate signed bytes big-endian nearest
E.CONX.I.8.Z.B	Ensemble convolve extract immediate signed bytes big-endian zero
E.CONX.I.16.C.B	Ensemble convolve extract immediate signed doublets big-endian ceiling


E.CONX.I.16.F.B	Ensemble convolve extract immediate signed doublets big-endian floor
E.CONX.I.16.N.B	Ensemble convolve extract immediate signed doublets big-endian nearest
E.CONX.I.16.Z.B	Ensemble convolve extract immediate signed doublets big-endian zero
E.CONX.I.32.C.B	Ensemble convolve extract immediate signed quadlets big-endian ceiling
E.CONX.I.32.F.B	Ensemble convolve extract immediate signed quadlets big-endian floor
E.CONX.I.32.N.B	Ensemble convolve extract immediate signed quadlets big-endian nearest
E.CONX.I.32.Z.B	Ensemble convolve extract immediate signed quadlets big-endian zero
E.CONX.I.64.C.B	Ensemble convolve extract immediate signed octets big-endian ceiling
E.CONX.I.64.F.B	Ensemble convolve extract immediate signed octets big-endian floor
E.CONX.I.64.N.B	Ensemble convolve extract immediate signed octets big-endian nearest
E.CONX.I.64.Z.B	Ensemble convolve extract immediate signed octets big-endian zero
E.CONX.I.8.C.L	Ensemble convolve extract immediate signed bytes little-endian ceiling
E.CONX.I.8.F.L	Ensemble convolve extract immediate signed bytes little-endian floor
E.CONX.I.8.N.L	Ensemble convolve extract immediate signed bytes little-endian nearest
E.CONX.I.8.Z.L	Ensemble convolve extract immediate signed bytes little-endian zero
E.CONX.I.16.C.L	Ensemble convolve extract immediate signed doublets little-endian ceiling
E.CONX.I.16.F.L	Ensemble convolve extract immediate signed doublets little-endian floor
E.CONX.I.16.N.L	Ensemble convolve extract immediate signed doublets little-endian nearest
E.CONX.I.16.Z.L	Ensemble convolve extract immediate signed doublets little-endian zero
E.CONX.I.32.C.L	Ensemble convolve extract immediate signed quadlets little-endian ceiling
E.CONX.I.32.F.L	Ensemble convolve extract immediate signed quadlets little-endian floor
E.CONX.I.32.N.L	Ensemble convolve extract immediate signed quadlets little-endian nearest
E.CONX.I.32.Z.L	Ensemble convolve extract immediate signed quadlets little-endian zero
E.CONX.I.64.C.L	Ensemble convolve extract immediate signed octets little-endian ceiling
E.CONX.I.64.F.L	Ensemble convolve extract immediate signed octets little-endian floor
E.CONX.I.64.N.L	Ensemble convolve extract immediate signed octets little-endian nearest
E.CONX.I.64.Z.L	Ensemble convolve extract immediate signed octets little-endian zero
E.CONX.I.M.8.C.B	Ensemble convolve extract immediate mixed signed bytes big-endian ceiling
E.CONX.I.M.8.F.B	Ensemble convolve extract immediate mixed signed bytes big-endian floor
E.CONX.I.M.8.N.B	Ensemble convolve extract immediate mixed signed bytes big-endian nearest
E.CONX.I.M.8.Z.B	Ensemble convolve extract immediate mixed signed bytes big-endian zero
E.CONX.I.M.16.C.B	Ensemble convolve extract immediate mixed signed doublets big-endian ceiling
E.CONX.I.M.16.F.B	Ensemble convolve extract immediate mixed signed doublets big-endian floor
E.CONX.I.M.16.N.B	Ensemble convolve extract immediate mixed signed doublets big-endian nearest
E.CONX.I.M.16.Z.B	Ensemble convolve extract immediate mixed signed doublets big-endian zero
E.CONX.I.M.32.C.B	Ensemble convolve extract immediate mixed signed quadlets big-endian ceiling
E.CONX.I.M.32.F.B	Ensemble convolve extract immediate mixed signed quadlets big-endian floor
E.CONX.I.M.32.N.B	Ensemble convolve extract immediate mixed signed quadlets big-endian nearest
E.CONX.I.M.32.Z.B	Ensemble convolve extract immediate mixed signed quadlets big-endian zero
E.CONX.I.M.64.C.B	Ensemble convolve extract immediate mixed signed octets big-endian ceiling
E.CONX.I.M.64.F.B	Ensemble convolve extract immediate mixed signed octets big-endian floor
E.CONX.I.M.64.N.B	Ensemble convolve extract immediate mixed signed octets big-endian nearest
E.CONX.I.M.64.Z.B	Ensemble convolve extract immediate mixed signed octets big-endian zero
E.CONX.I.M.8.C.L	Ensemble convolve extract immediate mixed signed bytes little-endian ceiling
E.CONX.I.M.8.F.L	Ensemble convolve extract immediate mixed signed bytes little-endian floor
E.CONX.I.M.8.N.L	Ensemble convolve extract immediate mixed signed bytes little-endian nearest

E.CONX.I.M.8.Z.L	Ensemble convolve extract immediate mixed signed bytes little endian zero
E.CONX.I.M.16.C.L	Ensemble convolve extract immediate mixed signed doublets little endian ceiling
E.CONX.I.M.16.F.L	Ensemble convolve extract immediate mixed signed doublets little endian floor
E.CONX.I.M.16.N.L	Ensemble convolve extract immediate mixed signed doublets little endian nearest
E.CONX.I.M.16.Z.L	Ensemble convolve extract immediate mixed signed doublets little endian zero
E.CONX.I.M.32.C.L	Ensemble convolve extract immediate mixed signed quadruplets little endian ceiling
E.CONX.I.M.32.F.L	Ensemble convolve extract immediate mixed signed quadruplets little endian floor
E.CONX.I.M.32.N.L	Ensemble convolve extract immediate mixed signed quadruplets little endian nearest
E.CONX.I.M.32.Z.L	Ensemble convolve extract immediate mixed signed quadruplets little endian zero
E.CONX.I.M.64.C.L	Ensemble convolve extract immediate mixed signed octets little endian ceiling
E.CONX.I.M.64.F.L	Ensemble convolve extract immediate mixed signed octets little endian floor
E.CONX.I.M.64.N.L	Ensemble convolve extract immediate mixed signed octets little endian nearest
E.CONX.I.M.64.Z.L	Ensemble convolve extract immediate mixed signed octets little endian zero
E.CONX.I.U.8.C.B	Ensemble convolve extract immediate unsigned bytes big endian ceiling
E.CONX.I.U.8.F.B	Ensemble convolve extract immediate unsigned bytes big endian floor
E.CONX.I.U.8.N.B	Ensemble convolve extract immediate unsigned bytes big endian nearest
E.CONX.I.U.16.C.B	Ensemble convolve extract immediate unsigned doublets big endian ceiling
E.CONX.I.U.16.F.B	Ensemble convolve extract immediate unsigned doublets big endian floor
E.CONX.I.U.16.N.B	Ensemble convolve extract immediate unsigned doublets big endian nearest
E.CONX.I.U.32.C.B	Ensemble convolve extract immediate unsigned quadruplets big endian ceiling
E.CONX.I.U.32.F.B	Ensemble convolve extract immediate unsigned quadruplets big endian floor
E.CONX.I.U.32.N.B	Ensemble convolve extract immediate unsigned quadruplets big endian nearest
E.CONX.I.U.64.C.B	Ensemble convolve extract immediate unsigned octets big endian ceiling
E.CONX.I.U.64.F.B	Ensemble convolve extract immediate unsigned octets big endian floor
E.CONX.I.U.64.N.B	Ensemble convolve extract immediate unsigned octets big endian nearest
E.CONX.I.U.8.C.L	Ensemble convolve extract immediate unsigned bytes little endian ceiling
E.CONX.I.U.8.F.L	Ensemble convolve extract immediate unsigned bytes little endian floor
E.CONX.I.U.8.N.L	Ensemble convolve extract immediate unsigned bytes little endian nearest
E.CONX.I.U.16.C.L	Ensemble convolve extract immediate unsigned doublets little endian ceiling
E.CONX.I.U.16.F.L	Ensemble convolve extract immediate unsigned doublets little endian floor
E.CONX.I.U.16.N.L	Ensemble convolve extract immediate unsigned doublets little endian nearest
E.CONX.I.U.32.C.L	Ensemble convolve extract immediate unsigned quadruplets little endian ceiling
E.CONX.I.U.32.F.L	Ensemble convolve extract immediate unsigned quadruplets little endian floor
E.CONX.I.U.32.N.L	Ensemble convolve extract immediate unsigned quadruplets little endian nearest
E.CONX.I.U.64.C.L	Ensemble convolve extract immediate unsigned octets little endian ceiling
E.CONX.I.U.64.F.L	Ensemble convolve extract immediate unsigned octets little endian floor
E.CONX.I.U.64.N.L	Ensemble convolve extract immediate unsigned octets little endian nearest

**Format**

E.op.size.rnd rd@rc,rb,i

rd=eopsize.rnd(rd,rc,rb,i)


 $sz \leftarrow \log(\text{size}) - 3$  $sh \leftarrow \text{size} + 7 - \log(\text{size}) - i$ **Description**

The contents of registers rd and rc are catenated, as specified by the order parameter, and used as a first value. A second value is the contents of register rb. The values are partitioned into groups of operands of the size specified and are convolved, producing a group of values. The group of values is rounded, and limited as specified, yielding a group of results which is the size specified. The group of results is catenated and placed in register rd.

Z (zero) rounding is not defined for unsigned extract operations, and a ReservedInstruction exception is raised if attempted. F (floor) rounding will properly round unsigned results downward.


The order parameter of the instruction specifies the order in which the contents of registers rd and rc are catenated. The choice is significant because the contents of register rd is overwritten. When little-endian order is specified, the contents are catenated so that the contents of register rc is most significant (left) and the contents of register rd is least significant (right). When big-endian order is specified, the contents are catenated so that the contents of register rd is most significant (left) and the contents of register rc is least significant (right).

An ensemble-convolve-extract-immediate-doublets instruction (ECON.X.I16, ECON.X.IM16, or ECON.X.IU16) convolves vector [x w v u t s r q p o n m l k j i] with vector [h g f e d c b a], yielding the products [ax+bw+cv+du+et+fs+gr+hq ... as+br+cq+dp+eo+fn+gm+hi ar+bq+cp+do+en+fm+gl+hk aq+bp+co+dn+em+fl+gk+hj], rounded and limited as specified:



Ensemble convolve extract immediate doublets

An ensemble-convolve-extract-immediate-complex-doublers instruction (ECON.X.IC16) convolves vector [x w v u t s r q p o n m l k j i] with vector [h g f e d c b a], yielding the products [ax+bw+cv+du+et+fs+gr+hq ... as-br+cq-dr+eo-fp+gm-hn ar+bq+cp+do+en-fm+gl+hk aq-br+co-dp+em-fn+gk+hl], rounded and limited as specified.



Ensemble convolve extract immediate complex doublers

### Definition

```
def mul(size,h,vs,vl,ws,wj) as
  mul ← ((vs&vsize-1+vl)h-size || vs&vsize-1+vl) * ((ws&wsize-1+wj)h-size || ws&wsize-1+wj)
enddef
```

```
def EnsembleConvolveExtractImmediate(op,rnd,gsz,rd,rc,rb,sh)
  d ← RegRead(rd, 128)
  c ← RegRead(rd, 128)
  b ← RegRead(rb, 128)
  lgsize ← log(gsz)
  wsize ← 128
  msize ← 256
  vsize ← 128
  case op of
    ECON.X.I.B, ECON.X.I.U.B, ECON.X.I.M.B, ECON.X.I.C.B:
      m ← d || c
    ECON.X.I.L, ECON.X.I.U.L, ECON.X.I.M.L, ECON.X.I.C.L:
      m ← c || d
  endcase
  case op of
    ECON.X.I.U.B, ECON.X.I.U.L:
      as ← ms ← bs ← false
    ECON.X.I.M.B, ECON.X.I.M.L:
```

```

ms ← false
as ← bs ← true
E.CONX.I.B. E.CONX.I.L. E.CONX.I.C.B. E.CONX.I.C.L.
as ← ms ← bs ← true
endcase
h ← (2*gsz) + 7 - lgsz
r ← h - size - sh
for i ← 0 to wsize-gsize by gsize
  q[0] ← 02*gsz-7-lgsz
  for j ← 0 to vsize-gsize by gsize
    case op of
      E.CONX.I.B. E.CONX.I.L. E.CONX.I.M.B. E.CONX.I.M.L.
      E.CONX.I.U.B. E.CONX.I.U.L.
        q[j+gsz] ← q[j] + mul(gsize,h,ms,m,128-j,bs,b,j)
      E.CONX.I.C.B. E.CONX.I.C.L.
        if (i) & j & gsize = 0 then
          q[j+gsz] ← q[j] + mul(gsize,h,ms,m,128-j,bs,b,j)
        else
          q[j+gsz] ← q[j] - mul(gsize,h,ms,m,128-j+2*gsz,bs,b,j)
        endif
      endcase
    endfor
    p ← q[vsize]
    case rnd of
      none, N:
        s ← 0h-r || -pr || pr-1
      Z:
        s ← 0h-r || ph-1
      F:
        s ← 0h
      C:
        s ← 0h-r || 1r
    endcase
    v ← ((as & ph-1) || p) + (0 || s)
    if (vh-r-gsize = (as & vr+gsz-1)h+1-r-gsz then
      agsz-1+...i ← vgsz-1+r
    else
      agsz-1+...i ← as ? (vh || -vgsz-1) : lgsz
    endif
  endfor
  a[27:wsize] ← 0
  RegWrite(rd, 128, a)
enddef

```

Exceptions

none



## Ensemble Convolve Floating-point

These instructions take an address from a general register to fetch a large operand from memory, a second operand from a general register, perform a group of operations on partitions of bits in the operands, and concatenate the results together, placing the result in a general register.


### Operation codes

E.CON.F.16.B	Ensemble convolve floating-point half big-endian
E.CON.F.16.L	Ensemble convolve floating-point half little-endian
E.CON.F.32.B	Ensemble convolve floating-point single big-endian
E.CON.F.32.L	Ensemble convolve floating-point single little-endian
E.CON.F.64.B	Ensemble convolve floating-point double big-endian
E.CON.F.64.L	Ensemble convolve floating-point double little-endian
E.CON.C.F.16.B	Ensemble convolve complex floating-point half big-endian
E.CON.C.F.16.L	Ensemble convolve complex floating-point half little-endian
E.CON.C.F.32.B	Ensemble convolve complex floating-point single big-endian
E.CON.C.F.32.L	Ensemble convolve complex floating-point single little-endian
E.CON.C.F.64.B	Ensemble convolve complex floating-point double big-endian
E.CON.C.F.64.L	Ensemble convolve complex floating-point double little-endian

### Format

E.op.size order      rd=rc,rb


rd=eopsizeorder(rd,rc,rb)



### Description


The first value is the concatenation of the contents of register rd and rc, as specified by the order parameter. A second value is the contents of register rb. The values are partitioned into groups of operands of the size specified. The second values are multiplied with the first values, then summed, producing a group of result values. The group of result values is concatenated and placed in register rd.

An ensemble-convolve-floating-point-half-little-endian instruction (E.CON.F.16.L) convolves vector [x w v u t s r q p o n m l k j i] with vector [h g f e d c b a], yielding the products [ax+bw+cv+du+et+fs+gr+hq ... as+br+cq+dp+eo+fn+gm+hl ar+bq+cp+do+en+fm+gl+hk aq+bp+co+dn+em+fl+gk+hj]:



Ensemble convolve floating-point half little-endian

A ensemble-convolve-complex-floating-point-half-little-endian instruction (E.CON.C.F.16.L) convolves vector [x w v u t s r q p o n m l k j i] with vector [h g f e d c b a], yielding the products [ax+bw+cv+du+et+fs+gr+hq ... as-bt+cq-dr+eo-fp+gm-hn ar+bq+cp+du+en+fm+gl+hk aq-br+co-dp+em-fn+gk+hl]:



Ensemble convolve complex floating-point half little-endian

### Definition:

```
def mul(size,v,i,w,j) as
    mul ← fmul(F(size,vsize-1+i,j),F(size,wsize-1+j,j))
enddef
```

```
def EnsembleConvolveFloatingPoint(op,gsize,rd,rc,rh)
    d ← RegRead(rd, 128)
    c ← RegRead(rc, 128)
    b ← RegRead(rh, 128)
    lsize ← log(gsize)
    wsize ← 128
    msize ← 256
    vsize ← 128
    case op of
        E.CON.F.B, E.CON.C.F.B:
            m ← d || c
        E.CON.F.L, E.CON.C.F.L:
            m ← c || d
    endcase
    for i ← 0 to wsize-gsize by gsize
        //NULL value doesn't combine with zero to alter sign bit
        q[0].t ← NULL
        for j ← 0 to vsize-gsize by gsize
            case op of
                E.CON.F.L, E.CON.F.B:
```

```

    q[j+gsize] ← fadd(q[j], mul(gsize,m,128-j,b,j))
E.CONCF.L E.CONCF.B:
    if (-i) & j & gsize = 0 then
        q[j+gsize] ← fadd(q[j], mul(gsize,m,128-j,b,j))
    else
        q[j+gsize] ← fsub(q[j], mul(gsize,m,128-j,2*gsize,b,j))
    endif
endcase
endfor
agsize-1+..i ← PackF(gsize,q[vsize],N)
endfor
a127..wsz ← 0
RegWrite(rd, 128, a)
enddef

```

Exceptions

none

## Ensemble Extract

These operations take operands from three registers, perform operations on partitions of bits in the operands, and place the concatenated results in a fourth register.


### Operation codes

E.MULX	Ensemble multiply extract
E.EXTRACT	Ensemble extract
E.SCALADDX	Ensemble scale add extract

### Format

E.opra=rd,rc,rb


ra=gop(rd,rc,rb)



### Description

The contents of registers rd, rc, and rb are fetched. The specified operation is performed on these operands. The result is placed into register ra.

Bits 31..0 of the contents of register rb specifies several parameters which control the manner in which data is extracted, and for certain operations, the manner in which the operation is performed. The position of the control fields allows for the source position to be added to a fixed control value for dynamic computation, and allows for the lower 16 bits of the control field to be set for some of the simpler extract cases by a single GCOPY1.128 instruction. The control fields are further arranged so that if only the low order 8 bits are non-zero, a 128-bit extraction with truncation and no rounding is performed.



The table below describes the meaning of each label:

label	bits	meaning
fsize	8	field size
dpos	8	destination position
x	1	reserved
s	1	signed vs. unsigned
n	1	complex vs. real multiplication
m	1	merge vs. extract or mixed-sign vs. same-sign multiplication
l	1	limit: saturation vs. truncation
rnd	2	rounding
gssp	9	group size and source position


The 9-bit **gssp** field encodes both the group size, **gsize**, and source position, **spos**, according to the formula  $\text{gssp} = 512 \cdot 4 \cdot \text{gsize} + \text{spos}$ . The group size, **gsize**, is a power of two in the range 1..128. The source position, **spos**, is in the range  $0..(2 \cdot \text{gsize}) - 1$ .

The values in the **s**, **n**, **m**, **l**, and **rnd** fields have the following meaning:


values	s	n	m	l	rnd
0	unsigned	real	extract/same-sign	truncate	F
1	signed	complex	merge/mixed-sign	saturate	Z
2					N
3					C

For the **E.SCAL.ADD.X** instruction, bits 127..64 of the contents of register **rc** specifies the multipliers for the multiplicands in registers **ra** and **rb**. Specifically, bits  $64 + 2 \cdot \text{gsize} - 1..64 + \text{gsize}$  is the multiplier for the contents of register **ra**, and bits  $64 + \text{gsize} - 1..64$  is the multiplier for the contents of register **rb**.

An ensemble-multiply-extract-doublers instruction (E.MULX) multiplies vector ra [h g f e d c b a] with vector rb [p o n m l k j i], yielding the result [hp go fn em dl ck bj ai], rounded and limited as specified by rc31..0.




An ensemble-multiply-extract-doubles-complex instruction (E.MUL.X with n set) multiplies operand [h g f e d c b a] by operand [p o n m l k j i], yielding the result [gp+ho go+hp en+fm em+fn cl+dk ck+dl aj+bi ai-bj], rounded and limited as specified. Note that this instruction prefers an organization of complex numbers in which the real part is located to the right (lower precision) of the imaginary part.



Ensemble complex multiply extract doubles

An ensemble-scale-add-extract-doubles instruction (E.SCAL.ADD.X) multiplies vector ra [h g f e d c b a] with rc95..80 [r] and adds the product to the product of vector rb [p o n m l k j i] with rc79..64 [q], yielding the result [hr+pq gr+oq fr+nq er+mq dr+lq cr+kq br+jq ar+iq], rounded and limited as specified by rc31..0.




Ensemble scale add extract doubles

An ensemble-scale-add-extract-doubles-complex instruction (E.SCAL.ADD.X with n set) multiplies vector ra [h g f e d c b a] with rc127..96 [t s] and adds the product to the product of vector rb [p o n m l k j i] with rc95..64 [r q], yielding the result [hs+gt+pq+or gs+ht+oq-pr




$fs+et+nq+mr$   $es-fr+mq-nr$   $ds+ct+lq+kr$   $cs-dt+kq-lr$   $bs+at+jq+ir$   $as-bt+iq-jr$ , rounded and limited as specified by  $rc31..0$ .




Ensemble complex scale add extract doublets

For the EEXTRACT instruction, when  $m=0$ , the parameters are interpreted to select a fields from the catenated contents of registers  $rd$  and  $rc$ , extracting values which are catenated and placed in register  $ra$ :



Ensemble extract

For an ensemble-merge-extract (G.X when  $m=1$ ), the parameters are interpreted to merge a fields from the contents of register  $rd$  with the contents of register  $rc$ . The results are concatenated and placed in register  $ra$ .



Ensemble merge extract

Definition

```
def multisize,h,v,s,i,w,j as
  mul ← ((v&vsize-1)<math>h-size</math> || vsize-1+i)<math>\cdot</math> ((w&wsize-1)<math>h-size</math> || wsize-1+j)
enddef
```

```
def EnsembleExtract(op,ra,rb,rc,rd) as
```

```
  d ← RegRead(rd, 128)
```

```
  c ← RegRead(rc, 128)
```

```
  b ← RegRead(rb, 128)
```

```
  case b8 of
```

```
    0..255:
```

```
      sgsz ← 128
```

```
    256..383:
```

```
      sgsz ← 64
```

```
    384..447:
```

```
      sgsz ← 32
```

```
    448..479:
```

```
      sgsz ← 16
```

```
    480..495:
```

```
      sgsz ← 8
```

```
    496..503:
```

```
      sgsz ← 4
```

```
    504..507:
```

```
      sgsz ← 2
```

```
    508..511:
```

```
      sgsz ← 1
```

```
  endcase
```

```
  l ← b11
```

```
  m ← b12
```

```
  n ← b13
```

```
  signed ← b14
```

```

case op of
  E.EXTRACT:
    gsize ← sgsz
    h ← (2-m)*gsz
    as ← signed
    spos ← (b8..r) and ((2-m)*gsz-1)
  E.SCALADDX:
    if (sgsz < 8) then
      gsize ← 8
    elsif (sgsz*(n+1) > 32) then
      gsize ← 32/(n+1)
    else
      gsize ← sgsz
    endif
    ds ← cs ← signed
    bs ← signed * m
    as ← signed or m or n
    h ← (2*gsz) + 1 + n
    spos ← (b8..0) and (2*gsz-1)
  E.MULX:
    if (sgsz < 8) then
      gsize ← 8
    elsif (sgsz*(n+1) > 128) then
      gsize ← 128/(n+1)
    else
      gsize ← sgsz
    endif
    ds ← signed
    cs ← signed * m
    as ← signed or m or n
    h ← (2*gsz) + n
    spos ← (b8..0) and (2*gsz-1)
endcase
dpos ← (0 || b23..16) and (gsz-1)
r ← spos
fsz ← (0 || b31..24) and (gsz-1)
tfsz ← (fsz = 0) or ((fsz+dpos) > gsz) ? gsz-dpos : fsz
fsz ← (tfsz + spos > h) ? h - spos : tfsz
if (b10..9 = Z) and not as then
  rnd ← F
else
  rnd ← b10..9
endif
for i ← 0 to 128-gsz by gsz
  case op of
    E.EXTRACT:
      if m then
        p ← dgsz-1..i
      else
        p ← (d || c)2*(gsz-m)-1..2*i
      endif
    E.MULX:
      if n then

```

```

    if (i and gsize) = 0 then
        p ← mult(gsize, h, ds, d, i, cs, c, i) - mult(gsize, h, ds, d, msize, cs, c, i + size)
    else
        p ← mult(gsize, h, ds, d, i, cs, c, msize) + mult(gsize, h, ds, d, i, cs, c, msize)
    endif
else
    p ← mult(gsize, h, ds, d, i, cs, c, i)
endif
E.SCALADDX:
    if n then
        if (i and gsize) = 0 then
            p ← mult(gsize, h, ds, d, i, bs, b, 64 + 2 * gsize)
                + mult(gsize, h, cs, c, i, bs, b, 64)
                - mult(gsize, h, ds, d, i + gsize, bs, b, 64 + 3 * gsize)
                - mult(gsize, h, cs, c, i + gsize, bs, b, 64 + gsize)
        else
            p ← mult(gsize, h, ds, d, i, bs, b, 64 + 3 * gsize)
                + mult(gsize, h, cs, c, i, bs, b, 64 + gsize)
                + mult(gsize, h, ds, d, i + gsize, bs, b, 64 + 2 * gsize)
                + mult(gsize, h, cs, c, i + gsize, bs, b, 64)
        endif
    else
        p ← mult(gsize, h, ds, d, i, bs, b, 64 + gsize) + mult(gsize, h, cs, c, i, bs, b, 64)
    endif
endcase
case r: d of
    N:
        s ← 0h-r || -pr || pr-1
    Z:
        s ← 0h-r || ph-1
    F:
        s ← 0h
    C:
        s ← 0h-r || 1r
endcase
v ← (as & ph-1) || p || {0 || s}
if (vn + fsize = (as & vr + fsize - 1) h+1-r-fsize or not (i and (op = E.EXTRACT))) then
    w ← (as & vi + fsize - 1) gsize-fsize-dpos || vfsize-1+r || 0dpos
else
    w ← (s ? (vn || -vfsize-dpos-1) : 1gsize-dpos) || 0dpos
endif
if m and (op = E.EXTRACT) then
    ssize-1+r ← csize-1+r dpos + fsize - 1 || wdpos+fsize-1 dpos || cdpos-1+r
else
    ssize-1+r ← w
endif
endfor
RegWrite(r, 128, s)
enode.

```

**Exceptions**

none

## Ensemble Extract Immediate

These operations take operands from two registers and a short immediate value, perform operations on partitions of bits in the operands, and place the concatenated results in a third register.

### Operation codes

E.EXTRACT.I.8.C	Ensemble extract immediate signed bytes ceiling
E.EXTRACT.I.8.F	Ensemble extract immediate signed bytes floor
E.EXTRACT.I.8.N	Ensemble extract immediate signed bytes nearest
E.EXTRACT.I.8.Z	Ensemble extract immediate signed bytes zero
E.EXTRACT.I.16.C	Ensemble extract immediate signed doublets ceiling
E.EXTRACT.I.16.F	Ensemble extract immediate signed doublets floor
E.EXTRACT.I.16.N	Ensemble extract immediate signed doublets nearest
E.EXTRACT.I.16.Z	Ensemble extract immediate signed doublets zero
E.EXTRACT.I.32.C	Ensemble extract immediate signed quadlets ceiling
E.EXTRACT.I.32.F	Ensemble extract immediate signed quadlets floor
E.EXTRACT.I.32.N	Ensemble extract immediate signed quadlets nearest
E.EXTRACT.I.32.Z	Ensemble extract immediate signed quadlets zero
E.EXTRACT.I.64.C	Ensemble extract immediate signed octets ceiling
E.EXTRACT.I.64.F	Ensemble extract immediate signed octets floor
E.EXTRACT.I.64.N	Ensemble extract immediate signed octets nearest
E.EXTRACT.I.64.Z	Ensemble extract immediate signed octets zero
E.EXTRACT.I.U.8.C	Ensemble extract immediate unsigned bytes ceiling
E.EXTRACT.I.U.8.F	Ensemble extract immediate unsigned bytes floor
E.EXTRACT.I.U.8.N	Ensemble extract immediate unsigned bytes nearest
E.EXTRACT.I.U.16.C	Ensemble extract immediate unsigned doublets ceiling
E.EXTRACT.I.U.16.F	Ensemble extract immediate unsigned doublets floor
E.EXTRACT.I.U.16.N	Ensemble extract immediate unsigned doublets nearest
E.EXTRACT.I.U.32.C	Ensemble extract immediate unsigned quadlets ceiling
E.EXTRACT.I.U.32.F	Ensemble extract immediate unsigned quadlets floor
E.EXTRACT.I.U.32.N	Ensemble extract immediate unsigned quadlets nearest
E.EXTRACT.I.U.64.C	Ensemble extract immediate unsigned octets ceiling
E.EXTRACT.I.U.64.F	Ensemble extract immediate unsigned octets floor
E.EXTRACT.I.U.64.N	Ensemble extract immediate unsigned octets nearest
E.MULX.I.8.C	Ensemble multiply extract immediate signed bytes ceiling
E.MULX.I.8.F	Ensemble multiply extract immediate signed bytes floor
E.MULX.I.8.N	Ensemble multiply extract immediate signed bytes nearest
E.MULX.I.8.Z	Ensemble multiply extract immediate signed bytes zero
E.MULX.I.16.C	Ensemble multiply extract immediate signed doublets ceiling
E.MULX.I.16.F	Ensemble multiply extract immediate signed doublets floor
E.MULX.I.16.N	Ensemble multiply extract immediate signed doublets nearest
E.MULX.I.16.Z	Ensemble multiply extract immediate signed doublets zero
E.MULX.I.32.C	Ensemble multiply extract immediate signed quadlets ceiling
E.MULX.I.32.F	Ensemble multiply extract immediate signed quadlets floor